Advasense Successfully Develops 1.4-Micron Pixel for CMOS Image Sensors

RA'ANANA, Israel—(BUSINESS WIRE)—September 15, 2008— Advasense Technologies Ltd., a leading provider of CMOS image sensor products for the cameraphone mass market, announced today the successful development of a high performing 1.4-micron (1.4um) pixel for the companys flagship ASIO product line. The sensor array of 1.4um pixels is incorporated into the ASIO5 a 5 megapixel, quarter-inch optical format CMOS Image Sensor (CIS).

Mobile phone manufacturers are demanding increased image sensor quality and higher resolutions, while keeping the same physical dimensions for the image sensor. As a result, smaller pixel sizes, with inherent light sensitivity and dynamic range issues, are being developed to enable higher resolutions. Advasense's patented Feedback Controlled Pixel (FCP) technology overcomes three key challenges associated with ensuring high picture quality using small pixels, to enable vivid, colorful images:

  • True Dynamic Range enables significantly enhanced low-light performance while preventing over-saturation of bright objects in the same frame, giving richer, sharper images of real world scenes with a dynamic range of more than 70dB.
  • On-Chip True Image Stabilization - enables longer exposure times by correcting for hand movement (shaking), generating sharper images in low light conditions
  • True Colors - significant red-color crosstalk reduction with higher red quantum efficiency (QE) for vivid colorful images.

Advasense is focused on responding to the increasing demand for higher image resolutions in cameraphones, by providing high image quality CIS products in small form factor, said Arie Gavriely, Director of Marketing and Business Development at Advasense. "The 1.4um pixel opens up a new generation of CIS products that maintain high picture quality in higher image resolution cameras in the same form factor of the previous generation. This will enable successful deployment of 5 megapixel cameras in mainstream, ever thinner mobile phones.

Advasense will be sampling the ASIO5 (5 megapixel quarter-inch optical format CIS) to selected customers in Q4 2008.

About the Technology

Advasenses proprietary FCP technology enables Advasense to use deep photodiodes, which result in full well capacity (FWC) that is comparable with, or better than the capacity of 2.8 - 3.2um pixels. This makes Advasenses FWC around 3-4 times higher than standard industry capabilities for 1.4um FWC. The high red QE is also due to the properties of the deep photodiodes used by Advasense. The FCP enables Advasense to improve the pixel performance significantly because charge transfers and fully pinned photodiodes are not required. The True Image Stabilization is using the pixel array as a memory array to compensate for inadvertent hand motions.

Advasenses roadmap includes future development of smaller pixels of 1.1um and 0.9um enabling higher megapixel resolutions to be deployed using the same area.

About Advasense

Advasense is a privately held fabless semiconductor company that provides high image quality high image resolutions CIS products to the mobile phone market. Advasenses patented Feedback Controlled Pixel (FCP) technology enables True Dynamic Range, On-Chip True Image Stabilization and True Colors, which address the major challenges associated with ensuring high picture quality using small pixels, enabling vivid, colorful images in a broad array of natural and artificial light scenarios. For additional information about Advasense, please visit: www.advasense.com.



Contact:

Advasense Technologies Ltd.
Keren Tal-Bareket, +972-77-6677-100
Email Contact
or
Summit Advantage PR
Daniel Epstein, +972-54-722-2319
Email Contact

Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise