Tensilica Collaborates with Cadence to Create CPF-Enabled Flow for Tensilica's Multimedia Subsystems

SANTA CLARA, Calif.—(BUSINESS WIRE)—September 9, 2008— Tensilica,® Inc. announced today that they have collaborated with Cadence (NASDAQ: CDNS) to create a Common Power Format (CPF)-enabled low-power reference design for a multimedia subsystem based upon its popular 330HiFi Audio Processor and 388VDO Video Engine. Cadence and Tensilica engineers worked together to develop an implementation of the Tensilica multiprocessor audio-video platform using the complete Cadence Low-Power Solution including Encounter® RTL Compiler global synthesis, Encounter Conformal Low Power and the SoC Encounter® RTL-to-GDSII system.

The 388VDO Video Engine is a fully programmable codec processor that supports multi-standard, multi-resolution video. Both are targeted at mobile handsets and personal media players (PMPs). Now, SoC designers can now build upon the Tensilica reference design by employing the Cadence Low-Power Solution to deliver the lowest-power implementation for power-sensitive mobile applications.

The combination of Tensilica IP with the Cadence Low-Power Solution equips customers with all the tools and technology they need to create power-efficient, portable multimedia chips, stated Chris Jones, Tensilicas director of strategic alliances. By using this reference flow based on the widely deployed Common Power Format, our customers will be able to save precious design time while employing the most advanced techniques for low-power design.

Tensilica has been an active participant in the Power Forward Initiative which has the goal of enabling the design and production of more power-efficient electronic devices, said Pankaj Mayor, group director of Business Enablement at Cadence Design Systems, Inc. This proof point project demonstrates that by using CPF with the Tensilica processor and the Cadence Low-Power Solution, multimedia chip designers can accelerate delivery of ultra-low-power products to their markets.

For 330HiFi and 388VDO users, Tensilica will deliver example reference scripts for Encounter RTL Compiler global synthesis, Encounter Conformal Low Power and the SoC Encounter RTL-to-GDSII system, along with example CPF files describing power intent for the 388VDO processor. The CPF package will be available in the fourth quarter of 2008.

About Tensilica

Tensilica, Inc., is the recognized leader in customizable applications processors, DSPs and standard IP cores for audio, video, imaging, security, networking, and baseband signal processing. The automated design tools behind all of Tensilicas customizable applications processor cores powers top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilicas patented, benchmark-proven processors, visit www.tensilica.com.

Editors Notes:

  • Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. All other company and product names mentioned are trademarks and/or registered trademarks of their respective owners.
  • Tensilicas announced licensees include: ADDMM, Afa Technologies, ALPS, Aquantia, Astute Networks, Atheros, AMD (ATI), Avision, Bay Microsystems, Berkeley Wireless Research Center, Brocade, Broadcom, Cisco Systems, CMC Microsystems, Conexant Systems, Design Art Networks, DS2, EE Solutions, Epson, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, iBiquity Digital, Ikanos Communications, Intel, Juniper Networks, LG Electronics, Lucid Information Technology, Marvell, NEC Laboratories America, NEC Corporation, NetEffect, Neterion, Nethra Imaging, Nippon Telephone and Telegraph (NTT), NuFront, NVIDIA, Olympus Optical Co. Ltd., Penstar, Plato Networks, PnpNetwork Technologies, SiBEAM, Silicon Optix, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, Triductor Technology, u-Nav Microelectronics, UpZide, Valens Semiconductor, Validity Sensors, Victor Company of Japan (JVC), WiLinx, WiQuest Communications, and XM Radio.


Contact:

Tensilica
Paula Jones, 408-327-7343 (Press)
Email Contact
Erika Powelson, 831-424-1811 (Press)
Email Contact

Featured Video
Editorial
More Editorial  
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise