LATTICE SEMICONDUCTOR ANNOUNCES AUTOMOTIVE VERSIONS OF ITS FLASH-BASED, NON-VOLATILE FPGA FAMILY

– New Generation Automotive Device Family Provides System-On-Chip Functionality, High Performance, Low    Power and “Instant-On” Enhanced Non-Volatility –


HILLSBORO, OR - JUNE 30, 2008 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that automotive versions of its non-volatile 90nm Flash-based LatticeXP2™ FPGAs (Field Programmable Gate Array) have been characterized and qualified to meet the certification requirements of the AEC-Q100 standard as defined by the Automotive Electronics Council (AEC). Designated the LA (“Lattice Automotive”)-LatticeXP2 family, these production released devices join Lattice's four previously announced automotive LA versions of the MachXO Crossover Programmable Logic Devices, ispPAC®-POWR1014/A Programmable Power Manager Devices, ispMACH® 4000V and ispMACH 4000Z CPLDs. Production quantities of the new LA-LatticeXP2 devices will be available by the fourth quarter of 2008, and Lattice can provide standard PPAP (Production Part Approval Process) documentation now to automotive customers who require it.

An Expanding Commitment to the Automotive Market

“The automotive market’s appetite for programmable logic solutions continues to grow rapidly. Lattice has provided commercial, industrial and automotive grade programmable logic products to the automotive industry for many years, and our programmable devices are used in many applications, ranging from Engine Control Units to Network Gateways, Video Camera Systems, Telematics and Digital Radio,” said Stan Kopec, corporate vice president of marketing. "The LA-LatticeXP2 devices, with Flash boot memory and FPGA blocks integrated into a single die, are uniquely suited for ‘instant-on’ automotive systems, and can be reprogrammed in the vehicle (‘in-system’) for easy feature upgrades. Reliability-conscious customers will appreciate unique LA-LatticeXP2 features such as “golden configuration” boot redundancy and continuous SRAM scanning and recovery. Our Lattice Automotive products, and our initiative to certify our quality systems to the ISO/TS-16949 standard, demonstrate our ongoing and expanding commitment to serve our customers in the automotive industry.”

About LA-LatticeXP2 Devices

The LA-LatticeXP2 automotive FPGA family includes three members, with capacities from 5K to 17K 4-input Look Up Tables (LUTs). Embedded Block RAM is provided with up to 276Kbits on-chip in 18Kbit dual-port blocks. For small scratch pad memories, LUTs also can be converted into small, distributed memory blocks. To support increasingly common DSP applications, up to 5 sysDSP™ blocks provide hardwired, high-performance pipelined multiply and accumulate functions. The devices have up to four Phase Locked Loops (PLLs) that allow designers to align and synthesize clocks as required in their designs.

Recognizing that power consumption is a critical concern for system designers, Lattice designed the LA-LatticeXP2 family to use a 1.2-volt core voltage for low power consumption. I/O capacities for the family range from 86 to 358 pins. Flexible I/O buffers support the most popular I/O standards, including LVCMOS, SSTL, HSTL and LVDS. These buffers are supported by pre-engineered I/O logic that simplifies the implementation of Double Data Rate (DDR) and source synchronous standards. This combination provides support for DDR2 memory interfaces at 400Mbps, high performance ADC/DACs at up to 750Mbps and 7:1 LVDS display interfaces at above 600Mbps. LA-LatticeXP2 devices are available in thin Fine Pitch Ball Grid Array (ftBGA) packages as well as popular TQFP and PQFP options.

flexiFLASH Architecture Enables Enhanced Non-Volatile Single Chip Solution

Flash memory blocks are embedded within LA-LatticeXP2 FPGAs to store the device configuration, providing a true single chip solution that Lattice calls the flexiFLASH™ architecture. At power up or on user command, the data stored in the Flash memory is transferred into SRAM cells that control the configuration of the device. This transfer is done in a massively parallel fashion, enabling the device logic to be available in approximately 1mS, well ahead of the other devices in the system and much faster than SRAM-based FPGAs that use external boot PROMs, regardless of whether they are provisioned separately on-board or stacked in the same package. This instant-on capability is critical for many system functions such as power up sequencing, address decoding and reset logic.

By keeping the configuration bitstream on-chip, the LA-LatticeXP2 devices also are inherently more secure than alternative multiple device or multi-chip module solutions. This security is enhanced by configuration read-back protection modes. A 64-bit erase/program lock protects against accidental or unauthorized device programming. A one time programmable (OTP) mode is provided for ultimate protection against unauthorized programming. Optional 128-bit AES encryption can be used to secure programming data being passed into the device.

The devices also support up to 276Kbits of FlashBAK™ memory. This exclusive capability allows Embedded Block RAMs to be initialized at power up from Flash memory. During device operation, designers also can choose to write updated data from the block RAM back into the Flash memory. This provides a method to store data such as Power On Self Test (POST), microprocessor code and calibration data. An additional 0.6 to 2.2Kbits of Flash memory is provided in the form of Serial TAG memory for general-purpose use by system designers for storage of device revision data, board identifiers and other data.

Availability and Pricing

Samples of the LA-LatticeXP2 family 5K and 8K LUT devices in 144 TQFP and 256ftBGA, and of the 17K LUT device in the 256ftBGA package, are available now, with 208-PQFP package options available in the third quarter of 2008. The LA-LatticeXP2-5 in the 144 TQFP package will be priced as low as $4.50 in 100,000 unit quantities for delivery in the first half of 2009.

About Lattice Semiconductor

Lattice Semiconductor Corporation provides the industry’s broadest range of Programmable Logic Devices ( PLD), including Field Programmable Gate Arrays, Complex Programmable Logic Devices CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.

Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.

Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com

Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company’s Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.

Contact:

Brian Kiernan, 
Corporate Communications Manager
Lattice Semiconductor Corporation
503-268-8739 voice
503-268-8193 fax
Email Contact

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise