TSMC's Reference Flow 9.0 Includes Azuro Clock Tree Synthesis

SANTA CLARA, Calif.—(BUSINESS WIRE)—June 4, 2008— Azuro, Inc., a provider of advanced clock implementation tools for nanometer chip design, today announced that Taiwan Semiconductor Manufacturing Company (TSMC) Reference Flow 9.0 includes Azuros PowerCentric Clock Tree Synthesis (CTS) solution. PowerCentric lowers clock power, reduces clock area, and improves clock timing.

Reference Flow 9.0 is the latest version of TSMCs industry-leading design methodology to lower design power, improve design margins, and increase the yield of designs in its 40nm process technology.

The increase in design complexity and the demand for low power highlights clock implementation as an emerging bottleneck for design performance and designer productivity, said S.T. Juang, senior director of design infrastructure marketing, TSMC. Azuros PowerCentric tool delivers significant power savings, and improves clock timing by reducing clock skew and insertion delay.

PowerCentric removes productivity obstacles in the design flow by improving CTS automation and enabling designers to quickly comprehend and analyze even the most complex interleaved clock networks. The inclusion of PowerCentric into Reference Flow 9.0 follows from superior timing and power results that have been proven in silicon across several TSMC technology nodes, said Paul Cunningham, co-founder and CEO of Azuro. We look forward to continuing our collaboration with TSMC to ensure success at advanced process nodes.

Azuro will be demonstrating PowerCentric in booth #601 at the 45th annual Design Automation Conference taking place in the Anaheim Convention Center from June 8-13, 2008.

About Azuro

Azuro, Inc. is a provider of advanced clock implementation tools for nanometer chip design. Azuros unique technology delivers significant power, speed and time-to-market benefits and is being used by leading semiconductor companies around the globe to design cellular modem chips, multimedia chips, network switches, graphics chips, Bluetooth and WiFi chips, embedded processors, PC chipsets, and many other mobile and line powered devices. Founded in 2002, the privately held company is headquartered in Santa Clara, California, with R&D offices in Cambridge, UK. For further information, visit http://www.azuro.com or call (408) 970-8200.

Azuro, PowerCentric, and the Azuro logo are either trademarks or registered trademarks of Azuro, Inc. All other trademarks are the property of their respective owners.



Contact:

Azuro
Jennifer Bilsey, 408-970-8205
Email Contact
or
Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact

Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise