eSilicon Addresses SoC Integration Issues At Inaugural IP Symposium

—(BUSINESS WIRE)—April 7, 2008— eSilicon Corporation:
WHAT:    eSilicon Corporation's Kalar Rajendiran will participate on a
         panel at the inaugural Intellectual Property Symposium,
         April 15, 2008 at the San Jose Fairmont Hotel. The event is a
         joint effort of EETimes, Semiconductor Insights and
         Portelligent, and will examine a number of business,
         technical and legal issues around the use of semiconductor IP
         in the development of complex chips.

         Mr. Rajendiran will join executives from Denali Software,
         Mentor Graphics and ST Microelectronics on the panel entitled
         "Silicon Subsystems: How to develop SoCs Faster and with
         Lower Risk." The panel will discuss what subsystems are and
         how they help successful SoC development.

         For more information on the IP Symposium, go to:
         http://www.eetimes.semiconductor.com/

WHEN:    April 15-16, 2008
         SoC Panel is Tuesday, April 15, 1:45-2:45 in the
         Hillsborough Room

WHERE:   Fairmont Hotel
         San Jose, California

WHO:     eSilicon, an industry-leading Value Chain Producer (VCP) for
         the semiconductor industry, provides a comprehensive suite of
         design, productization and manufacturing services, enabling a
         flexible, low-cost, lower-risk path to volume production. The
         company delivers chips to system OEMs and fabless
         semiconductor companies who serve a wide variety of markets
         including the consumer, computer, communications and
         industrial segments. For more information, visit
         
www.esilicon.com 


eSilicon is a registered trademark of eSilicon Corporation. Other trademarks are the property of their respective owners.

Contact:

eSilicon Corp., Sunnyvale, Calif.
Dmitry Lipkin, 408-616-4655
Email Contact
or
Wired Island PR
Mike Sottak, 408-876-4418
Email Contact

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise