Optimal Powers Up Thermal Analysis in TSMC Reference Flow 8.0

SAN JOSE, Calif.—(BUSINESS WIRE)—July 10, 2007— Optimal Corporation(TM) today announced IC package thermal analysis for TSMC's Reference Flow 8.0. TSMC's (TSE: 2330, NYSE:TSM) latest reference flow addresses 45-nanometer designs and features statistical timing analysis for intra-die variation, automated DFM hot-spot fixing and new dynamic low-power design methodologies. Reference Flow 8.0 is the latest generation of TSMC's design methodology that increases yields, lowers risks and improves design margins.

"TSMC and Optimal have been working together since Reference Flow 5.0 to address the issue of Chip-Package co-design. In Reference Flow 8.0, we extended that collaboration to ensure the chip will operate correctly in its packaged thermal environment," said Dave DeMaria, Optimal's chief executive officer. "TSMC's Reference Flow 8.0 is an industry benchmark that we are proud to be associated with through our PakSi-TM thermal analysis product."

"At 45-nanometers, IC packaging thermal issues are critical," said Kuo Wu, deputy director of design service marketing at TSMC. "With TSMC's Reference Flow 8.0 and Optimal's PakSi-TM, designers can verify that finished silicon chip designs can work within a thermal environment of the selected package while still satisfying performance and yield goals."

PakSi-TM allows package engineers to save time and money by determining the thermal and mechanical characteristics of the IC package before a design is committed to fabrication. Developed by a team of engineers skilled in complex IC package design, PakSi-TM is a state-of-the-art tool with both accuracy and ease-of-use, while taking into account die power distribution, material properties, and the surrounding PCB environment in order to predict thermal resistance and temperatures for the die to package to ambient environment.

About Optimal Corporation

Optimal Corporation is a leader in 3D power, signal and thermal integrity analysis for IC Package, System-in-Package (SiP) and PCB design. Its innovative solutions enable design teams to concurrently analyze and optimize the IC with the package and the packaged IC on the PCB. Through seamless integration with all of the major CAD design flows, its solutions help customers achieve fast and efficient design time. Optimal, founded in 1995, is a TSMC Technology Alliance Partner and a member of the Cadence Connections Emerging Solutions Program. Optimal Corporation is headquartered in San Jose, Calif. For more information, visit: www.optimalcorp.com.

Contact:

Optimal Corporation
Jamie Metcalfe, 978-808-0509
Email Contact

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise