MOSIS Adds 0.25 Micron SiGe BiCMOS Technology Multi-Project Wafer (MPW) Fabrication

MARINA DEL REY, Calif.—(BUSINESS WIRE)—June 29, 2007— MOSIS, a provider of low-cost prototyping and small volume production services for custom ASICs, announces availability of the IBM 0.25 micron SiGe BiCMOS 6WL technology. Utilizing the service gives ASIC designers access to this advanced technology at less than 10% of the cost of a dedicated wafer run, minimizing up-front risk and costs. The process is suited to high-performance analog chip design for consumer wireless applications including mobile phones, WLAN, and global positioning devices. It has 5 metal layers and supports metal-insulator-metal (MiM) capacitors. The top two thick metals can be used to make inductors. Supply voltages are 2.5V for the core and 3.3V for I/O. IBM's flip chip bumping (C4) is subject to availability at additional cost.

Design kits that encompass IBM's design rules, process specifications, SPICE parameters and cell libraries are available. The first MPW run based on this technology is provisionally scheduled for the end of August 2007.

Deputy Director of MOSIS, Wes Hansford, commented, "The more advanced the technology, the higher the chance of designs needing at least one re-spin. Costs can escalate out of control if dedicated wafer runs are used at every step. Shared wafer services dramatically reduce risks and cost, while often reducing overall development time too. Companies designing chips can quickly get samples into the hands of their customers while the devices are being fine-tuned for later volume production runs. This flexibility is particularly important in consumer electronics, where product life cycles are continuing to shrink and time-to-market is a critical success factor."

About MOSIS:

MOSIS is a low-cost prototyping and small-volume production service for VLSI circuit development. Since 1981, MOSIS has fabricated more than 50,000 circuit designs for commercial firms, government agencies, and research and educational institutions around the world. MOSIS provides designers with a single interface to the constantly changing technologies of the semiconductor industry. Mask generation, wafer fabrication, and device packaging are contracted to leading industry vendors. For more information about MOSIS, please visit www.mosis.com.

Contact:

MOSIS Integrated Circuit Fabrication Service
Wes Hansford, Director
Tel. +1 (310) 448-9199
Email Contact
http://www.mosis.com
or
Publitek Limited
Bob Jones,
Tel. +44 (0) 1225 470000
Email Contact
http://www.publitek.com

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise