Azuro Enables PowerCentric for 65nm; Variability-Aware Low Power Clock Implementation Solution Offers 15-25% Additional Power Savings

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—July 5, 2006— Azuro, Inc., a provider of power reduction solutions for digital designs, today announced version 3 of its PowerCentric low power clock implementation solution. PowerCentric version 3 extends the company's unique 15-25% power reduction capabilities to support advanced variability-aware design flows at 65nm and below. Key features for this new release include:

-- Variability-aware low power clock buffering and clock gating

-- Global skew driven optimization with concurrent multi-corner constraints

-- Automatic useful skew insertion for setup and hold timing closure across multiple modes and corners

-- Clock tree buffering and gating across multiple voltage islands

-- Powerful GUI with advanced variability-aware clock QoR analysis capabilities

"Clock implementation is becoming increasingly critical at nanometer geometries," said Ashutosh Mauskar, Vice President of Product Marketing of Azuro. "If performance and gate area are all that matter then clock implementation is a well contained problem, but if power, routability, and variability are important then clock implementation becomes a critical part of the design flow. Using PowerCentric, Azuro's customers are able to manage all these variables during clock implementation and achieve 15% to 25% power reduction without any impact on the size or performance of their chips."

PowerCentric operates as a complete replacement for traditional clock tree synthesis (CTS) in digital ASIC design flows. By unifying clock gate synthesis and clock tree buffering into a single physically-aware optimization engine operating at the placed-gates level in the design flow, PowerCentric is able to insert up to 3x more clock gating than current low power industry design flows.

Azuro will be demonstrating PowerCentric version 3 at the 43rd Design Automation Conference (DAC) July 24-27 at the Moscone Center, San Francisco, Booth #1928.

About Azuro

Azuro, Inc. is a provider of innovative electronic design automation (EDA) solutions that significantly reduce the power consumption of digital semiconductor chips. Founded in 2002, the privately held company is headquartered in Mountain View, Calif., with a development center in Cambridge, UK. For further information, visit www.azuro.com or call 650-237-3500.

Azuro, PowerCentric, and the Azuro logo are either trademarks or registered trademarks of Azuro, Inc. All other trademarks are the property of their respective owners.



Contact:
Azuro 
Jennifer Bilsey, 650-237-3505

Email Contact
or
Cayenne Communication
Michelle Clancy, 252-940-0981

Email Contact
Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise