Codasip introduces best-in-class RISC-V core for power-efficient applications

Codasip L110 delivers up to 50% improvements in performance per watt and 20% smaller code size compared to similar cores in the market

Munich, Germany, June 4, 2024 – Codasip, the leader in RISC-V Custom Compute, has introduced a new low-power embedded processor core, and the next generation of processor design automation toolset Codasip Studio. Codasip L110 delivers best-in-class performance for power-sensitive applications. In addition, customers can easily add their unique customizations for unprecedented application-specific PPA (Power, Performance, and Area) improvements. A new level of customization in Codasip Studio Fusion, Bounded Customization, lets customers achieve a fast time to market for high-quality, fully verified RISC-V cores. The core can be extended with new instructions without risk because the functionality of the baseline core is guaranteed. A new verification framework substantially simplifies the verification of custom instructions.

"Customization allows designers to introduce new instructions specific to their software workload and significantly improve PPA,” comments Brett Cline, chief commercial officer at Codasip. “Our new core offers best-in-class performance for small-area and low-power applications accompanied by new possibilities for easy and quick customization with no risk to the core functionality. We offer all this in a flexible business model that will not cost you an arm and a leg."

New Codasip L110 RISC-V CPU core changes the game

Codasip L110 delivers up to 50% improvements in performance per watt and 20% smaller code size compared to similar cores in the market. The core offers extensive configurability, allowing different area/performance trade-off levels, and support for standard RISC V code-size extensions. Additionally, the L110 is fully customizable allowing designers to extend the processor to achieve massive PPA improvements to differentiate their products. Designed by the Codasip team using Codasip Studio Fusion, L110 is ideal for small-area, low-power applications, such as state machine replacements, sensor controllers, and IoT edge.

Codasip Studio Fusion introduces unique processor design and verification features with unparalleled productivity

For years, Codasip Studio has been the toolset to generate both the RTL and the software development tools from a single processor model. The new version, Codasip Studio Fusion, improves this fundamental capability and adds a segmentation layer. Customers can configure the core from set options, create custom instructions within set bounds, or design freely. The tools automatically generate an SDK (Software Development Toolkit) including a compiler, simulation models, debugger, and profiler, and an HDK (Hardware Development Kit) including RTL (Register Transfer Level), a verification framework, and more.

The latest version also introduces more design automation to make processor design even easier and faster. New design constructs allow for fusing the processor's architectural and microarchitectural description. The toolset can also automatically convert declarative descriptions of common processor aspects into low-level logic. The benefits of the Codasip Studio Fusion toolset are all reflected in the new L110 core, which can be used as a pre-verified starting point to achieve the right level of customization. For customers in need of a starting point with higher performance, Codasip offers other options such as the 64-bit RISC-V application core A730. 

About Codasip

Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering: Codasip Studio design automation tools and a fully open architecture licensing model combine with a range of processor IP that can be easily customized. The company is proudly European and serves a global market, where billions of devices are already enabled by Codasip technology. Learn more at www.codasip.com



Read the complete story ...
Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise