CEA-Leti Reports Breakthrough 3D Sequential Integration (3DSI) Of CMOS Over CMOS with Advanced Metal Lines

‘Achievement establishes the feasibility of manufacturing high-performance silicon CMOS devices above an industrial platform, including state-of-the-art BEOL, without compromising the performance of the bottom layer’

SAN FRANCISCO – Dec. 13, 2023 – CEA-Leti at IEDM 2023 today described the world’s-first 3D sequential integration (3DSI) of CMOS over CMOS with advanced metal line levels, which brings 3DSI with intermediate BEOL closer to commercialization.

This breakthrough, detailed in the paper “3D Sequential Integration with Si CMOS Stacked on 28nm Industrial FDSOI with Cu-ULK iBEOL Featuring RO and HDR Pixel”, stems from the demonstration of a monocrystalline CMOS stacked sequentially above an industrial CMOS platform (28nm FDSOI) and four metal levels. The top CMOS device process was carried out at 500°C in a FEOL 300mm fabrication above state-of-the art CU/ULK  28nm BEOL.

“This achievement establishes the feasibility of manufacturing high-performance silicon CMOS devices above an industrial platform, including state-of-the-art BEOL, without compromising the performance of the bottom layer. It allows reaching the full potential of 3DSI with top devices having high performance, low variability and CMOS co-integrability in contrast with BEOL transistors,” said Perrine Batude, a co-author of the paper and leader of 3DSI integration in CEA-Leti.

Full 3DSI, in which monocrystalline CMOS devices are stacked above an industrial CMOS process, specifically when it integrates an intermediate BEOL (iBEOL) with Cu and ULK, previously has eluded researchers. “This work aims to demonstrate such integration, provide methodologies to achieve it, and analyze the performance of 3D circuits,” the paper explains.

Batude said this R&D also is a world's-first 3DSI demonstration of such scale, featuring functional 3D circuit demonstrations, such as 3D ring oscillators and a single-exposure high-dynamic-range, two-layer pixel.

Additionally, the inclusion of the polysilicon ground plane “is anticipated to ensure a remarkable 40dB isolation up to 100GHz, showing a relevance of this integration for RF applications,” she said.

The paper provides a comprehensive showcase of a 3DSI platform, featuring functional 3D circuit demonstrations such as 3D inverters, 3D ring oscillators and a single-exposure high dynamic range two-layer pixel.

 

About CEA-Leti

CEA-Leti, a technology research institute at CEA, is a global leader in miniaturization technologies enabling smart, energy-efficient and secure solutions for industry. Founded in 1967, CEA-Leti pioneers micro-& nanotechnologies, tailoring differentiating applicative solutions for global companies, SMEs and startups. CEA-Leti tackles critical challenges in healthcare, energy and digital migration. From sensors to data processing and computing solutions, CEA-Leti’s  multidisciplinary teams deliver solid expertise, leveraging world-class pre-industrialization facilities. With a staff of more than 1,900, a portfolio of 3,100 patents, 11,000 sq. meters of cleanroom space and a clear IP policy, the institute is based in Grenoble, France, and has offices in Silicon Valley and Tokyo. CEA-Leti has launched 70 startups and is a member of the Carnot Institutes network. Follow us on www.leti-cea.com and @CEA_Leti.

Technological expertise

CEA has a key role in transferring scientific knowledge and innovation from research to industry. This high-level technological research is carried out in particular in electronic and integrated systems, from microscale to nanoscale. It has a wide range of industrial applications in the fields of transport, health, safety and telecommunications, contributing to the creation of high-quality and competitive products.

For more information: Email Contact  

Press Contact                                                                                

Agency

Sarah-Lyle Dampoux

Email Contact

+33 6 74 93 23 47

 



Read the complete story ...
Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise