Creonic Releases Ultrafast BCH Decoder IP Core, Processing One Codeword per Clock Cycle

Kaiserslautern, Germany, June 16, 2023 - Creonic GmbH, a leading IP core provider in the field of communications, today announced immediate availability of its Ultrafast BCH Decoder. Its unique pipeline architecture allows it to decode one BCH codeword per clock cycle, achieving tremendous data rates. For instance, a coded block size of 1023 bits with 973 payload bits and the capability to correct up to 5 random bit errors can achieve a throughput of 1 Tbit/s when running at a clock frequency of 1 GHz on an ASIC technology.
These high data rates make it the ideal fit for die-to-die communication or other applications with exceptionally high throughput requirements, such as optical communications. If there are just few bit errors scattered within the codeword, it can be a suitable replacement for Reed-Solomon (RS) decoders, as BCH coding comes with significantly lower decoding complexity, reducing size, latency, and power consumption.

At design-time, the decoder can be adjusted with regard to block size, error correction capabilities, and the number of pipeline stages. Information about the correctness of an input codeword is provided with a latency of one clock cycle. Corrected codewords are available with a latency of about 4 to 14 clock cycles, depending on the parameterization.

The IP core is available specifically for ASIC app-lications. However, for a wide range of para-meterizations, it is also a viable solution for FPGA tech-nologies such as AMD Xilinx and Intel, achieving data rates in excess of 100 Gbit/s.

The BCH decoder is provided as Verilog or VHDL source code, along with a self-checking testbench and a bit-accurate software model.

Contact our sales team for more information.

About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP coresfor wired, wireless, fiber, and free-space optical communications. All relevant digital signal processing algorithms are covered, including, but not limited to, forward error
correction, modulation, equalization, and demodulation.

The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, and WiFi.

The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to quality and performance.


For more information please visit our website at www.creonic.com.

Contact


Creonic GmbH
Bahnhofstraße 26-28
67655 Kaiserslautern
+49-631-3435-988-0
Email Contact


Sales & Marketing
Kevin Christoffers
Sales Manager
Email Contact


Lisa Roos
Marketing & PR Manager
marketing@creonic.com



Read the complete story ...
Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise