D2S Receives Milestone Order for 50th GPU-Based Computational Design Platform for Optimizing Semiconductor Manufacturing

SAN JOSE, Calif., June 13, 2023 — (PRNewswire) — D2S, a supplier of GPU-accelerated solutions for semiconductor manufacturing, today announced that it has received a milestone order for its 50th GPU-accelerated computational design platform (CDP), a scalable processing solution for simulation-based semiconductor design and manufacturing applications. D2S CDPs are architected to ensure the high speed, accuracy and reliability required for 24x7 cleanroom production environments, and provide a variety of benefits to help customers achieve manufacturing success on their leading-edge photomask and chip designs. Altogether, D2S has incorporated more than 3,000 GPUs into its CDP products, representing a combined total of more than 50,000,000,000,000,000 floating point operations per second (50 PetaFLOPS) of single precision (SP) processing speed.

Last month, NVIDIA CEO Jensen Huang spoke at the ITF World 2023 semiconductor conference in Antwerp, Belgium, where he discussed the importance of accelerated computing and how GPUs are becoming increasingly integral to chip manufacturing. D2S was cited by Huang as an example of a company leveraging NVIDIA GPU accelerated solutions for advanced chip manufacturing(1).

GPU Acceleration Revolutionizing Semiconductor Design and Manufacturing
Computing applications used in semiconductor design and manufacturing have ever-increasing requirements for speed, accuracy and reliability as the leading-edge nodes – fueled by high-performance computing and artificial intelligence (specifically deep learning) – enter the 3-nm era and beyond. These applications include inverse lithography technology (ILT) to produce curvilinear shapes on photomasks, mask process correction (MPC) for multi-beam mask writing to process these incredibly complex mask shapes, curvilinear mask and wafer simulation and verification, and deep learning for photomask and semiconductor manufacturing.

Curvilinear mask features have been shown not only to print more accurately, but also to print more reliably, which is good for both mask and wafer quality. At the same time, leading-edge mask making is inherently pixel-based – from ILT that computes the desired mask shapes in the pixel domain in order to optimize wafer performance, including D2S TrueMask® ILT; and multi-beam mask writers that expose the resist on the mask using hundreds of thousands of eBeam pixels in parallel; to mask inspection and metrology systems, which take digitized (pixel-based) pictures to verify and monitor mask quality. The shift to the pixel domain for leading-edge masks naturally leads to the use of GPU-accelerated computing, which excels in pixel-domain computation(2). In addition, GPU-based computing is a foundation for most deep learning computations, which have become important for complex, computation-heavy applications.

D2S CDPs combined with D2S GPU-accelerated software solutions enable simulation-based accurate manipulation and analysis, particularly for curvilinear shapes. D2S software applications are based on NVIDIA CUDA, a parallel computing platform and programming model for GPUs. The latest seventh-generation CDP from D2S is powered by NVIDIA Ampere architecture-based A40 GPUs, and achieves more than 1.8 PetaFLOPS (SP) of computing power in a one-rack CDP.

According to Aki Fujimura, CEO of D2S, "D2S GPU-accelerated pixel-domain solutions help customers to achieve manufacturing success on their leading-edge mask and chip designs. Curvilinear mask making is now a practical reality thanks in part to GPU acceleration. Now that the mask manufacturing chain is ready for curvy, it's time for the EDA infrastructure to rethink the Manhattan assumption of chip designs. With the power of GPU computing and the ability to manufacture curvy design features, the door is finally open for curvy design tools to enable even better manufacturing-aware designs."

Note to Editors Attending DAC 2023
Aki Fujimura is moderating the panel, "Why is Curvy Design an Opportunity Now?," at the 60th Design Automation Conference (DAC) in San Francisco on Tuesday, July 11, 2023 from 1:30-3:00pm PDT at Moscone West, Room 3014. More information can be found here.

References
(1) Caulfield, B. (2023, May 16). Chip Manufacturing 'Ideal Application' for AI, NVIDIA CEO Says. NVIDIA. https://blogs.nvidia.com/blog/2023/05/16/itf-world-2023/

(2) Fujimura, A. (2023, January 9). Shot Talk: GPUs, Pixels, DL, Curvy Masks & Designs [Video]. eBeam Initiative. https://www.youtube.com/watch?v=427ZBMsy7JI/

About D2S
D2S is a supplier of GPU-accelerated solutions for semiconductor manufacturing. The company provides simulation-based custom solutions to leading equipment partners and D2S TrueMask® solutions to photomask and wafer manufacturers. D2S TrueMask solutions use the D2S Computational Design Platform to enable advanced photomask designs using complex rectilinear and curvilinear shapes for superior wafer quality within practical, cost-effective write-times. D2S is the managing sponsor of the eBeam Initiative and a founding member of the Center for Deep Learning in Electronics Manufacturing (CDLe). Headquartered in San Jose, Calif., the company was founded in 2007. For more information, see: www.design2silicon.com.

D2S, the D2S logo and TrueMask are registered trademarks of D2S, Inc.

Contact: 
David Moreno
Principal
Open Sky Communications
Tel: +1.415.519.3915
E-mail: Email Contact

 

Cision View original content to download multimedia: https://www.prnewswire.com/news-releases/d2s-receives-milestone-order-for-50th-gpu-based-computational-design-platform-for-optimizing-semiconductor-manufacturing-301849156.html

SOURCE D2S

Contact:
Company Name: D2S

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise