Cadence Collaborates with GUC on AI, HPC and Networking in Advanced Packaging Technologies

Cadence 112G-LR SerDes silicon proven in GUC’s HBM3/GLink/CoWoS platform

SAN JOSE, Calif. — (BUSINESS WIRE) — April 26, 2023 — Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® 112G-LR SerDes is silicon proven on the HBM3/GLink/CoWoS platform from Global Unichip Corp. (GUC). This milestone in the companies’ ongoing and successful collaboration solidifies Cadence’s leadership in high-performance connectivity IP for the high-bandwidth, high-reliability products that power the most advanced cloud data centers.

GUC’s big-die CoWoS platform represents real-world CPU, GPU, AI, and networking chips by integrating multiple instances of the Cadence 112G-LR SerDes with a 7.2Gbps HBM3 controller and PHY, as well as a GLink-2.5D die-to-die IP in the TSMC N7 process. Cadence collaborated with GUC on the interposer design to meet the strict high-speed signal integrity (SI) and power integrity (PI) requirements of 112G-LR SerDes signaling through silicon (CoWoS-S) and organic (CoWoS-R) interposers. The 112G-LR SerDes has been validated in the GUC CoWoS platform, demonstrating excellent performance and robustness in large-scale AI/HPC/networking chip conditions.

“Our AI/HPC/networking platform on TSMC’s CoWoS® technology meets high-power and high-speed requirements at the system level and demonstrates our industry leadership in delivering complete advanced packaging solutions,” said Igor Elkanovich, CTO at GUC. “Cadence’s robust, production-quality 112G SerDes was instrumental in allowing us to unleash new potential for scalable, multi-die AI, HPC and networking solutions.”

“The successful demonstration of the Cadence 112G-LR SerDes in GUC’s platform using TSMC’s CoWoS technology is a great example of design ecosystem collaboration on 2.5D multi-die packaging solutions,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Cadence’s leading IP solutions together with TSMC’s advanced technologies enable system-level innovations for AI/ML, HPC and networking applications.”

“Our successful collaboration with GUC exemplifies how Cadence is delivering SoC design excellence through our Intelligent System Design strategy,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “The Cadence 112G-LR/ELR PAM4 SerDes IP portfolio has been widely adopted by customers to enable AI, HPC, networking and 5G SoC designs. This milestone expands our collaboration, enabling GUC to prove their groundbreaking CoWoS platform and solidifying Cadence’s leadership in high-performance connectivity IP offerings.”

The Cadence 112G-LR SerDes incorporates industry-leading analog-to-digital converter (ADC) and digital signal processor (DSP) technology that delivers exceptional long-reach performance with superior margin and optimized power and area. The IP provides multi-rate support including 112/56Gbps in PAM4 mode, as well as 56Gbps and lower data rates in NRZ mode. The IP supports both standard and advanced packaging technologies.

The 112G-LR SerDes IP is part of the broader Cadence IP portfolio and supports the company’s Intelligent System Design Strategy, enabling SoC design excellence. For more information, please visit www.cadence.com/go/112gpr.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at www.cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured



Contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise