Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud

Highlights:

  • Enables customers to effectively leverage the Cadence Pegasus Verification System and TSMC technology on the Microsoft Azure cloud with the Cadence CloudBurst Platform
  • Initial results demonstrated that the Cadence Pegasus Verification System in the cloud provided optimal performance and reduced cloud compute costs by more than 20%

SAN JOSE, Calif. — (BUSINESS WIRE) — April 17, 2023 — Cadence Design Systems, Inc. (Nasdaq: CDNS) announced today an expanded collaboration with TSMC and Microsoft, focusing on accelerating the physical verification of giga-scale digital designs. Through this latest collaboration, mutual customers can shorten design schedules and reduce compute costs by adopting the Cadence® Pegasus Physical Verification System and TSMC technologies, leveraging the ready-to-use Cadence CloudBurst Platform and Microsoft Azure cloud.

Executing physical verification on large digital designs traditionally consumes significant compute resources for long periods of time—up to days—while requiring high-performance machines with large, expensive physical memory. Given that physical verification is one of the final tasks prior to tapeout, designers are under extreme pressure to meet aggressive design schedules and compute budgets.

The Cadence Pegasus Verification System was built from the ground up for massively distributed implementation on-premises and in the cloud. The Pegasus Verification System’s FlexCompute technology provides dynamic, automated CPU management, saving users from having to specify exact CPU requirements. FlexCompute also optimizes CPU utilization, providing the optimal balance between turnaround time and cloud compute resources. Initial results demonstrated that the Pegasus Verification System in the cloud provided optimal performance and a 20% reduction in cloud compute costs.

“Driven by the constant push to meet consumer demands while coping with increasingly larger design sizes, design teams can look to the cloud to verify designs with flexible compute resources,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Our continued collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers fast, easy access to our advanced technologies and Cadence’s leading design solutions in a cloud environment running on Microsoft Azure. This collective effort lets customers manage giga-scale designs effectively, so they can achieve significant run-time speedup and bring differentiated products to market sooner, with higher quality.”

“Through our latest work with TSMC and Microsoft, we’ve continued to deliver innovations that help customers resolve their most pressing physical verification design challenges,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Using our Pegasus Verification System with its FlexCompute technologies and the ready-to-use CloudBurst environment with the Microsoft Azure cloud platform and TSMC’s technologies gives our customers the competitive edge they need to efficiently manage compute costs for time-sensitive chip design projects.”

Mujtaba Hamid, GM Modeling and Simulation at Microsoft Azure, added, “As leading-edge designs create new challenges for engineering teams, we continue to optimize the Microsoft Azure cloud for silicon development to meet the complex, variable infrastructure needs of our mutual customers, extending the limits of giga-scale designs. Our continued collaboration with the Cadence and TSMC teams further advances cost-effective silicon design signoff via the cloud, enabling engineers to meet their time-to-market challenges while managing advanced-node complexity.”

For more information on the expanded Cadence, TSMC and Microsoft collaboration, a new white paper is available for download at TSMC-Online at https://online.tsmc.com/online/. The white paper details the giga-scale strategy behind the Pegasus Verification System’s cloud execution model and includes a set of guidelines, sample scripts, detailed illustrations, the CloudBurst reference architecture and the Azure cloud IT best practices guidelines for optimizing cloud resources. In addition, TSMC, Microsoft and Cadence will deliver a presentation that highlights the collaboration at the upcoming CadenceLIVE Silicon Valley Conference taking place on April 19-20, 2023 in Santa Clara, Calif. Register at www.cadence.com/go/cadencelivesvpr.

The Pegasus Verification System is part of the broader digital flow, which provides an accelerated path to design closure. The CloudBurst Platform provides fast, easy access to Cadence tools and is part of the broader Cadence Cloud Portfolio. The digital and cloud portfolios support the Cadence Intelligent System Design strategy, which enables customers to achieve system-on-chip (SoC) design excellence. For more information on the Cadence Pegasus Verification System, please visit www.cadence.com/go/pegasuscloudcollabpr. For more information on the Cadence CloudBurst platform, please visit www.cadence.com/go/cloudbppr.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured



Contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise