The eVocore P8700 multiprocessor IP core, which includes best-in-class performance efficiency for use in Software-on-a-Chip (SoC) applications, is one of the first MIPS products based on the RISC-V open ISA. P8700 is the first RISC-V IP core that provides out-of-order (OOO) processing and coherent multi-threaded, multi-core, multi-cluster scalability – enabling semiconductor companies and OEMs to achieve a new level of RISC-V performance and to further accelerate innovation.
The P8700 combines a deep pipeline with multi-issue OOO execution and multi-threading to deliver outstanding computational throughput. The high level of scalability of the core makes it well suited for compute-intensive tasks across a broad range of markets and applications such as automotive (ADAS, AV, IVI), data center and storage, and high-performance computing (HPC).
"The eVocore family of IP cores including the P8700 represents the continuing evolution of MIPS as we fully embrace RISC-V," said Desi Banatao, MIPS CEO. "We designed the P8700 to enable customers to take advantage of the power of RISC-V in CPU IP cores that deliver the highest levels of scalability and performance. We believe that our RISC-V P8700 multiprocessor core will help make it possible for companies of all sizes to get to market quickly with innovative SoC solutions."
Customers can get started designing with P8700 now, with the support of a broad and growing ecosystem of tools and software.
Features of eVocore P8700 include:
- Scales to 64 clusters, 512 cores and 1,024 harts/threads
- Single-threaded performance greater than what is currently available in other RISC-V CPU IP
- Ideal for compute-intensive tasks across a broad range of applications. Including automotive, data center and storage, HPC and more
P8700 also includes powerful safety features for automotive, such as:
- Perfect balance between safety and performance for performance-efficient ASIL-D systems
- Robust safety model that can be used for multiple applications (vision, radar, LiDAR, etc.)
- Internal fault detection and reporting; special fault bus monitor that enables faster system recovery
MIPS' eVocore P8700 multiprocessors have already been licensed by Mobileye, a leader in the development and deployment of ADAS and autonomous driving technologies and solutions. Mobileye has included the P8700 in its latest generation EyeQ ®Ultra Systems on Chips (SoCs).
"Mobileye's highly efficient, scalable and proven EyeQ® SoCs are driving a revolution in driver assistance and autonomous vehicle technologies. The new MIPS eVocore CPUs provide not only the unrivaled combination of performance and efficiency that MIPS is known for, but also the differentiation of an open software development environment," said Elchanan Rushinek, Executive Vice President of Engineering, Mobileye, whose technology is used by multiple car makers.
P8700 is available in both a standard version and automotive version with functional safety features. The automotive version has proven robust safety capabilities for ISO 26262 ASIL-B(D) and ASIL-D systems, taking advantage of Safety Element out-of-Context (SEooC) that reduces time to market.
MIPS is a leading developer of highly scalable RISC processor IP for high-end automotive, computing and communications applications. With its deep engineering expertise built over 35 years and billions of MIPS-based chips shipped to-date, today the company is accelerating RISC-V innovation for a new era of heterogeneous processing. The company's proven solutions are uniquely configurable, enabling semiconductor companies to hit exacting performance and power requirements and differentiate their devices. Visit: www.mips.com.
CONTACT: Neal Leavitt, Email Contact
View original content to download multimedia:
https://www.prnewswire.com/news-releases/mips-announces-availability-of-its-first-risc-v-ip-core--the-evocore-p8700-multiprocessor-301699926.html
SOURCE MIPS
| Contact: |
| Company Name: MIPS
|
