Si2 Forum Addresses Novel Approaches to Low-Power Semiconductor Design

AUSTIN, Texas — (BUSINESS WIRE) — June 20, 2022 — Strategies for low-power and energy-efficient semiconductor design and how standards can advance these critical technologies is the focus of a Silicon Integration Initiative forum scheduled during the upcoming Design Automation Conference in San Francisco.

Power and Energy Efficiency in the Age of AI will be held Monday, July 11, 11:30 a.m. – 3:30 p.m., in Room 215 of the AMA Conference Center, located in the San Francisco Marriott Marquis. Admission is free and space is limited. Attendance via webinar is also available.

Cosponsored by IEEE CEDA, the Si2 Low-Power Forum features ten leading semiconductor design architects, academics, and practitioners of electronic design automation. They will present novel strategies and solutions for speeding the adoption of low-power design, and fabrication of semiconductors.

Forum Agenda

“Advanced system design architectures are limited by efficiency and scalability of low-power analysis,” said Leigh Anne Clevenger, Si2 vice president, technology. “Experts from industry and academia will present challenges and strategies that push the envelope on low-power and energy-efficient design. This foundation can lead to a roadmap of low-power to thermal management for such emerging vertical markets as autonomous, 5G to 6G transition, edge-compute and AI/ML.”

Si2 is also hosting a workshop on potential enhancements to the P2416 standard, including its own contributions and plans to meet design and research goals for low-power analysis. IEEE P2416 Power Modeling for System-Level Analysis is scheduled for Tuesday, July 12, 1:30 p.m. – 3:00 p.m. in Room 215 of the AMA Conference Center.

Advance registration is required for both events.

About Si2

Silicon Integration Initiative is a leading research and development joint venture providing standard interoperability solutions for silicon-to-systems. Si2 activities are conducted under the auspices of The National Cooperative Research and Production Act of 1993, the fundamental law that defines R&D joint ventures and offers them significant protection against federal antitrust laws. The Si2 membership includes more than 65 semiconductor and fabless manufacturers, foundries and EDA companies.

Primary initiatives

 



Contact:

Terry Berke
tberke@si2.org
512-917-1358

Featured Video
Editorial
More Editorial  
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise