World’s First AV1 Decoder Silicon IP with Support for 12-bit Pixel Size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT

GRENOBLE, France — (BUSINESS WIRE) — June 16, 2022 — Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 Decoder silicon IP now supports 12-bit sample size and 4:4:4 chroma sub-sampling. Emerging applications such as cloud-gaming, automotive and screen mirroring will directedly benefit from these new features to provide a superior video quality and preserve the finest details in video content.

Allegro DVT’s D310 IP is part of the D3x0 highly customizable silicon IP family that builds on a scalable architecture allowing picture resolutions ranging from HD/4K up to 8K/16K while providing support for sample sizes from 8-bit to 12-bit and chroma subsampling from 4:0:0 up to 4:4:4.

Allegro DVT is able to address the growing demand of state-of-the-art video processing blocks in advanced System-on-Chips (SoCs) by providing highly configurable decoding IP cores supporting a variety of selectable codecs. In addition to AV1, the D3x0 family also supports JPEG, H.264, HEVC, VP9 and VVC video formats. Furthermore, its unique and scalable architecture approach offers the best trade-off between silicon size and power consumption keeping the operating frequency of the resulting solutions at a reasonable level to allow physical implementations in mainstream and cost-efficient process node technologies.

The D310 is immediately available with a comprehensive documentation and SW drivers for a smooth integration into video SoCs.

Nouar Hamze, CEO, commented “We are committed to supporting the AV1 ecosystem and accelerating the adoption of this promising video codec. Our D310 product is the very first AV1 Decoder IP to provide support for 12-bit pixel size and 4:4:4 chroma subsampling format. These high-end features will extend the breadth of target applications to includes advanced HDR, cloud-gaming, wireless display and automotive in which preserving video quality is of utmost importance. This IP represents the culmination of our engineering and marketing effort in bringing together the requirements of vastly different applications and generating optimal solutions in terms of power, performance, and area.”

About Allegro DVT

Allegro DVT, headquartered in Grenoble/France with offices in Belfast/Northern Ireland and Beijing/China, is a world leading provider of digital video technology solutions including compliance streams and video codec semiconductor IPs focused on the H.264/AVC, H.265/HEVC, AVS2, AVS3, VP9, AV1 and VVC standards.

For more information, visit our website or contact us



Contact:

marcom@allegrodvt.com

Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise