MaxLinear Develops High Efficiency 5G Open RAN Radio Platform on Intel Agilex FPGA

  • Programmable solution accelerates Open RAN 5G radio unit design and delivers power amplifier energy efficiencies of >50%

CARLSBAD, Calif. — (BUSINESS WIRE) — February 15, 2022MaxLinear, Inc. (NASDAQ: MXL) today announced its collaboration with Intel on a new reference design for next-generation 5G infrastructure Radio Units (RUs) that delivers industry-leading power amplifier (PA) performance and efficiency.

This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20220215005579/en/

MaxLinear Develops High Efficiency 5G Open RAN Radio Platform on Intel Agilex FPGA. Programmable solution accelerates Open RAN 5G radio unit design and delivers power amplifier energy efficiencies of >50% (Graphic: Business Wire)

MaxLinear Develops High Efficiency 5G Open RAN Radio Platform on Intel Agilex FPGA. Programmable solution accelerates Open RAN 5G radio unit design and delivers power amplifier energy efficiencies of >50% (Graphic: Business Wire)

Combining Intel's high performance and low power Agilex FPGA family with MaxLinear RF transceivers and MaxLINTM ultra-wideband digital predistortion (DPD) solution allows developers to deliver new radio units rapidly and cost-effectively with pre-integrated and pre-tested cutting-edge linearization capabilities.

Radio Access Network (RAN) product developers are challenged to deliver quickly higher bandwidth, more compact, and lighter radios that support new 5G spectrum while simultaneously increasing energy efficiency. Implementing higher bandwidths at higher 5G RF frequencies also drives engineers to use new PA technologies such as Gallium Nitride (GaN) and Doherty architectures. To harness these exciting technologies in practical deployable radios, high-performance DPD signal processing is necessary to linearize the PA output. In addition, designers want a proven off-the-shelf solution for implementing an O-RAN Alliance compliant fronthaul interface. This joint solution addresses these challenges. Together MaxLinear and Intel are combining Intel® Agilex™ FPGAs and O-RAN interface IP with MaxLinear RF Transceivers and DPD IP to provide a complete programmable pre-verified software-defined radio (SDR) platform with the highest integration and lowest power consumption for macro, massive MIMO, and small cell applications.

“The Open RAN ecosystem will immediately benefit from our cooperation with industry leader Intel. Our RU reference platforms, featuring Intel Agilex FPGAs, will provide the most flexible programmable solution with the highest system performance available on the market for global Open RAN radio use cases,” said Brendan Walsh, vice president of MaxLinear’s Wireless Infrastructure Group. “These high efficiency reference solutions will dramatically reduce the power consumed by 5G radio systems while simultaneously maximizing network performance."

“MaxLinear’s RF transceivers together with Intel FPGAs and IP deliver 2x performance per watt versus competing FPGAs and can offer a leading portfolio of radio solutions to our wireless systems customers allowing them to speed up time to market,” said Mike Fitton, vice president and general manager of the Intel Programmable Solutions Group's Network Business Division. “This is another strong example of industry collaboration – reducing time and complexity, while dramatically accelerating delivery of advanced 5G solutions.”

To allow developers to evaluate these solutions and speed up development, Intel and MaxLinear provide a range of development platforms and tools based upon the HiTek Systems Agilex eSOM module and carrier board. To learn more about HiTek Agilex evaluation systems, visit hiteksys.com.

More about the Radio Platform: The O-RU reference platform consists of the following technical components from Intel and MaxLinear:

  • Intel's Agilex SoC FPGA devices use heterogeneous 3D system-in-package (SiP) technology to integrate Intel's first FPGA fabric built on 10 nm SuperFin Technology. Leveraging this advanced process technology and 2nd Gen Intel® Hyperflex™ FPGA Architecture enables these FPGAs to deliver ~2X better fabric performance per watt when compared to competitive 7 nm FPGA portfolios. Agilex SoC FPGAs offer an integrated quad-core Arm Cortex-A53 processor and a custom logic migration path from FPGA to structured eASIC for cost and power benefits in the high-volume production.
  • Intel's O-RAN, Fronthaul, and Low-PHY is a complete set of building blocks required to implement an O-RAN Alliance Split 7.2x compliant O-RU fronthaul interface in an Agilex FPGA. Intel also offers FlexRAN software stack, an O-RAN compliant Split 7.2x software covering High-PHY functionality for O-DU running on Intel Xeon processors.
  • MaxLinear's high-performance RF transceiver portfolio supports up to 400MHz instantaneous bandwidth (IBW) and includes the MxL16xx Quad-RF and MxL155x Octal-RF families. These transceivers are software compatible, creating a single platform solution that customers can leverage for radio applications, including macro, massive MIMO, and small cell.
  • MaxLinear's MaxLIN is the industry's leading DPD linearization solution. Its advanced machine learning algorithms exceed the 3rd Generation Partnership Project (3GPP) and Federal Communications Commission (FCC) unwanted emissions requirements with margin while delivering high PA efficiencies of >50%. This capability dramatically reduces power consumption for an 8-transceiver macro implementation by >10% compared with competitive DPD offerings.

To learn more about MaxLinear and its products, please visit www.maxlinear.com.

About MaxLinear, Inc.

MaxLinear, Inc. (NASDAQ: MXL) is a leading provider of radio frequency (RF), analog, digital and mixed-signal integrated circuits for the connectivity and access, wired and wireless infrastructure, and industrial and multimarket applications. MaxLinear is headquartered in Carlsbad, California. For more information, please visit www.maxlinear.com.

MxL and the MaxLinear logo are trademarks of MaxLinear, Inc. Intel, the Intel logo and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other trademarks appearing herein are the property of their respective owners.

Cautionary Note About Forward-Looking Statements

This press release contains "forward-looking" statements within the meaning of federal securities laws. Forward-looking statements include, among others, statements concerning or implying future financial performance, anticipated product performance and functionality of our products or products incorporating our products, and industry trends and growth opportunities affecting MaxLinear, in particular statements relating to MaxLinear’s RF transceivers, including the MxL16xx Quad-RF and MxL155xx Octal-RF families, and MaxLin ultra-wideband digital predistortion linearization solution , including but not limited to anticipated benefits from collaboration with Intel, potential market opportunities, functionality, and the potential benefits of use of such products. These forward-looking statements involve known and unknown risks, uncertainties, and other factors that may cause actual results to differ materially from any future results expressed or implied by these forward-looking statements. We cannot predict whether or to what extent these new and existing products will affect our future revenues or financial performance. Forward-looking statements are based on management's current, preliminary expectations and are subject to various risks and uncertainties that could cause actual results to differ materially from those described in the forward-looking statements. Forward-looking statements may contain words such as "will be," "will," "expect," "anticipate," "continue," or similar expressions and include the assumptions that underlie such statements. The following factors, among others, could cause actual results to differ materially from those described in the forward-looking statements: intense competition in our industry and product markets; risks relating to the development, testing, and commercial introduction of new products and product functionalities; the ability of our customers to cancel or reduce orders; uncertainties concerning how end user markets for our products will develop; our lack of long-term supply contracts and dependence on limited sources of supply; potential decreases in average selling prices for our products; impacts from public health crises, such as the Covid-19 pandemic, or natural disasters; and the potential for intellectual property litigation, which is prevalent in our industry. In addition to these risks and uncertainties, investors should review the risks and uncertainties contained in MaxLinear's filings with the United States Securities and Exchange Commission, including risks and uncertainties arising from other factors affecting the business, operating results, and financial condition of MaxLinear, including those set forth in MaxLinear's most recent Annual Report on Form 10-K, Quarterly Reports on Form 10-Q, and Current Reports on Form 8-K, as applicable. All forward-looking statements are qualified in their entirety by this cautionary statement. MaxLinear is providing this information as of the date of this release and does not undertake any obligation to update any forward-looking statements contained in this release as a result of new information, future events, or otherwise.



Contact:

MaxLinear, Inc. Press Contact:
Debbie Brandenburg
Sr. Marketing Communications Manager
Tel: +1 669-265-6083
dbrandenburg@maxlinear.com

MaxLinear Inc. Corporate Contact:
Brendan Walsh
Vice President, Wireless Infrastructure Group
Tel: +1 760-692-0711
wireless@maxlinear.com

Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise