MIPS selects Imperas Reference Models for RISC-V Processor Verification

MIPS selects Imperas Reference Models for RISC-V Processor Verification
Imperas RISC-V golden reference models and Verification IP used for functional RISC-V Processor Verification and Architectural Compatibility Testing

Oxford, United Kingdom, November 29th, 2021Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced with MIPS, Inc., the processor technology company focused on the commercialization of RISC-based processor architectures and IP cores, the continuation and extension to the long-standing relationship with simulation and verification support for RISC-V. Since 2010, MIPS has partnered with Imperas for proprietary simulation technology and reference models for both internal engineering and customer ISS solutions. As the design and verification team transitions to the RISC-V open ISA (Instruction Set Architecture), the Imperas reference models for RISC-V form the essential reference for the processor functional verification tasks.

The latest RISC-V verification ‘step-and-compare’ methodology can be used to verify an RTL processor implementation against the Imperas golden reference model encapsulated within a SystemVerilog environment. This covers asynchronous events and offers a seamless, time-saving transition to debug analysis when an issue is found. More details on test benches with Imperas RISC V verification reference models are available at www.imperas.com/riscv.

Since the main role of a central processor is to execute software, software plays a major role in the complete design cycle from the initial project concept to the detailed functional verification, and in the case of processor IP, beyond into the final SoC design and end application development. SoC developers select processor IP based on many factors, however, one of the key deliverables that supports the ease of use is a high-quality ISS to support software development. Since 2010, the MIPS core IP deliverables have included the Imperas based ISS, and as a consequence Imperas technology has helped to support many projects in applications such high-performance wireless communications, networking, automotive and AI applications, with major customers including MediaTek and Intel Mobileye.

“As the MIPS design and verification teams transition to RISC-V, we see a lot of benefits from adopting the open ISA specification,” said Don Smith, Director of Engineering at MIPS, Inc. “As an IP company, we have a significant focus on the quality and verification of our processor IP deliverables. Imperas are the leaders in RISC-V simulation and verification and, with more than a decade of collaboration, they are the obvious DV partner for MIPS and its new RISC-V offerings.”

1 | 2 | 3  Next Page »
Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise