Flex Logix And DARPA Expand Partnership With The Addition Of Silicon Proven EFLX eFPGA In 12 And 16 nm Process Technologies For DARPA's Toolbox Initiative

Enables DARPA research teams to take advantage of embedded FPGA (eFPGA) reconfigurability in prototype and proof-of-concept chip development

MOUNTAIN VIEW, Calif., March 1, 2021 — (PRNewswire) —   Flex Logix® Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced today that it has expanded its license agreement with the U.S. Defense Advanced Research Projects Agency (DARPA) to allow its research teams to now take advantage of additional Flex Logix EFLX® eFPGA technology. This new agreement allows DARPA researchers to maintain all the benefits of hard-wired circuitry, while also adding the capability to change the circuit after tape-out if they need to modify, update or fix a functional bug in their algorithm or accelerator. 

"Since partnering with DARPA in 2017, Flex Logix has provided its eFPGA to many U.S. Government funded programs which need the flexibility and reprogrammability of eFPGA in chips at more advanced nodes," said Geoff Tate, CEO and Co-founder of Flex Logix. "Because researchers often only get funding to tape-out a chip once, it makes strategic sense to also include EFLX and the EFLX Compiler to the Toolbox Initiative in support of DARPA's research programs."

DARPA Toolbox is an initiative to provide low-cost access to commercially available tools and IP for DARPA sponsored research. For researchers, it provides a broader library of available technologies that may not have been considered for enhancing existing projects or in contemplating new research project proposals.

Using Flex Logix's EFLX, chip developers can implement eFPGA from a few thousand LUTs to hundreds of thousands of LUTs with performance and density per square millimeter similar to leading FPGA companies in the same process generation. EFLX eFPGA is modular so arrays can be spread throughput the chip; can have all-logic or be heavy-DSP; and can integrate RAM in the array of many types.

"Providing DARPA researchers access to technology that gives them flexibility for their chip development is why the DARPA Toolbox Initiative was created," said Serge Leef, the Microsystems Technology Office (MTO) program manager at DARPA leading DARPA Toolbox. 

Product briefs for EFLX eFPGA in 12 and 16 nm are available now at www.flex-logix.com/efpga.

About Flex Logix
Flex Logix provides industry-leading solutions for making flexible chips and accelerating neural network inferencing. Its InferX X1 is the industry's fastest and most-efficient AI edge inference accelerator that will bring AI to the masses in high-volume applications, surpassing competitor's performance at 1/7th size and 10x lower price. Flex Logix's eFPGA platform enables chips to be flexible to handle changing protocols, standards, algorithms, and customer needs and to implement reconfigurable accelerators that speed key workloads 30-100x compared to processors. Flex Logix is headquartered in Mountain View, California. For more information, visit  https://flex-logix.com

MEDIA CONTACTS
Kelly Karr
Tanis Communications
kelly.karr@taniscomm.com
+408-718-9350

Copyright 2021. All rights reserved. Flex Logix and EFLX are registered trademarks of Flex Logix, Inc.

 

Cision View original content to download multimedia: http://www.prnewswire.com/news-releases/flex-logix-and-darpa-expand-partnership-with-the-addition-of-silicon-proven-eflx-efpga-in-12-and-16-nm-process-technologies-for-darpas-toolbox-initiative-301237143.html

SOURCE Flex Logix Technologies, Inc.

Contact:
Company Name: Flex Logix Technologies, Inc., DARPA
Web: https://flex-logix.com/

Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise