The 57th Design Automation Conference Best Paper Awards

San Francisco, CA— August 10, 2020—  The future of innovation for the design and automation of electronic systems and circuits can be found each year at the annual Design Automation Conference (DAC).  The 57th DAC and its sponsors – the Association for Computing Machinery (ACM), and the Institute of Electrical and Electronics Engineers (IEEE) – are pleased to announce the Best Paper award winners and authors. The Best Paper awards are selected based on innovation, creativity, presentation quality and results. Each technical track has their own review committee that evaluates the final accepted presentation and/or posters.  For the 2020 virtual event committee members reviewed final videos and submitted PDFs.

The award winners were announced and recognized at the 57th DAC virtual event on Friday, July 24, 2020. The honorees and presentation abstracts can be found on the DAC website.

Nominated Best Paper Research Track Candidates:

  • COEXE: An Efficient Co-Execution Architecture for Real-Time Neural Network Services
  • FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization
  • ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor
  • TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs
  • A Two-Way SRAM Array Based Accelerator for Deep Neural Network On-Chip Training
  • Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference

Best Paper Research

Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference

  • Thierry Tambe, Harvard University, Cambridge, MA
  • En-Yu Yang, Harvard University, Cambridge, MA
  • Zishen Wan, Harvard University, Cambridge, MA
  • Yuntian Deng, Harvard University, Cambridge, MA
  • Vijay Janapa Reddi, Harvard University, Cambridge, MA
  • Alexander Rush, Cornell University, Ithaca, NY
  • David Brooks, Harvard University, Cambridge, MA
  • Gu-Yeon Wei, Harvard University, Cambridge, MA

“The Research Track submissions for DAC 2020 increased by 20% with 228 accepted papers (out of 984 submitted) and select the best paper for the 57th year of the conference,” said Joerg Henkel, 57th DAC Technical Program Chair. “This year we had exceptional submissions reflected by six best paper candidates covering the latest in electronic design topics and research. We congratulate the Best Paper winners of DAC 2020 for their insights and research that inspires the future of electronic design and the automation of electronic systems and circuits.”

Best Paper’s Designer Track Front-End

Easy Deadlock Verification and Debug with Advanced Formal Verification

  • Laurent Arditi - Arm, Ltd., Valbonne, France
  • Vincent Abikhattar - Arm, Ltd., Sophia-Antipolis, France
  • Joe Hupcey III - Mentor, A Siemens Business, Fremont, CA
  • Jeremy Levitt - Mentor, A Siemens Business, Fremont, CA

Achieve Better Communication in Your UVM TB Using These Obscure UVM Classes

  • Pavan Yeluri - NVIDIA Corp., Hyderabad, India
  • Ranjith Nair - NVIDIA Corp., Hyderabad, India

Best Paper’s Designer Track – Back-End

A CPU Power Distribution Network Optimization Method Considering Routing Congestion with Genetic Algorithm

  • Huajun Wen - MediaTek, Inc., Austin, TX
  • Hsinchen Chen - MediaTek, Inc., Austin, TX
  • Wei Chang - University of Southern California, Los Angeles, CA
  • Thomas Drablos - MediaTek, Inc., Austin, TX

Weighted Partial Gating Selection Algorithm for Power Reduction in Scan Based Tests

  • Kavithaa Rajagopalan - Texas Instruments India Pvt. Ltd., Bangalore, India
  • Wilson Pradeep - Texas Instruments India Pvt. Ltd., Bangalore, India
  • Shreya Gupta - Malaviya National Institute of Technology & Texas Instruments India Pvt. Ltd., Jaipur, India

Best Paper – IP Track

PCI Gen4 Channel Optimization Using Machine Learning

  • Wook Kim - Samsung Electronics Co., Ltd., Hwaseong, Republic of Korea

Best Paper – Embedded Systems Track

The Path Towards Battery-Free and Forever-Battery Life for Internet of Things

  • Masoud Zargari - Atmosic Technologies, Campbell, CA

“Over the past eight years, the DAC Designer Track program has expanded to include the IP and Embedded Tracks and all three tracks have become the electronic design ecosystems place to highlight the best practices for optimizing design and design methodologies,” said Renu Mehra of Synopsys and the 57th DAC Designer, IP and Embedded Track Program Chair. “The selection process was difficult this year with an increase in quality presentations to choose from. We commend the award winners for their hard work and encourage the design community to submit to the upcoming 58th DAC.”

For 57 years, DAC has offered outstanding training, education, exhibits and networking opportunities for hardware and software designers, researchers, software developers, IT engineers and software tool vendors.  Virtual DAC 2020 exhibits, Keynotes and Tech Talks are accessible for on-demand viewing thru September 1, 2020.

For more information on the Design Automation Conference or how to get involved at future DAC’s visit: www.dac.com.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of the live conference is its exhibition and suite area with approximately 175 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM) and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM's Special Interest Group on Design Automation (ACM SIGDA).

Design Automation Conference acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

#          #          #

Media contact for DAC:

Michelle Clancy: Press@dac.com or call 1-303-530-4334

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise