MIPI Releases I3C v1.1 Utility and Control Bus Upgrade for I2C Implementers

MIPI Alliance announced  MIPI I3C v1.1, the first update to its interface. MIPI I3C v1.1, available now to MIPI members, is a scalable, medium-speed utility and control bus that connects peripherals to an application processor. This streamlines integration and improves cost efficiencies in the integration of mechanical, motion, biometric, environmental, and other types of sensors.

MIPI I3C v1.1 builds on existing capabilities with new features for peripheral command, control, and communication to a host processor over a short distance. It also provides extra bus lanes to increase the interface speed to near 100 MHz.

Other features include, grouped addressing, enhanced error detection/recovery, slave reset, comprehensive flow control, outside end transfer and new command, control, and communication (CCC) capabilities.

Additional system-solution resources have also been introduced to support the I3C ecosystem:

  • MIPI Discovery and Configuration (MIPI DisCo) for I3C  – A framework designed to simplify software integration of sensors and other peripherals that use the MIPI I3C device interface by allowing major operating systems to identify MIPI-conformant external devices and automatically implement drivers for them.
  • MIPI I3C Host Controller Interface  – This defines a common set of capabilities for the host controller and the software interface. An update to the interface that supports v1.1 is currently in development.
  • MIPI Debug for I3C  – A baremetal, minimal-pin interface for transporting debug controls and data between a debug and test system (DTS) and target system (TS). It is scheduled for release later this year.
  • FAQs, an application note, and conformance test suite (CTS) are being developed to include v1.1.

MIPI will host a webinar on February 12, 2020, at 8 am Pacific to further explore the features and benefits of MIPI I3C v1.1 and provide an update on the I3C ecosystem. To register, visit  http://bit.ly/2t56SVD.

For more information, visit  www.mipi.org

About the Author

Tiera Oliver, edtorial intern for Embedded Computing Design, is responsible for web content edits as well as newsletter updates. She also assists in news content as far as constructing and editing stories. Before interning for ECD, Tiera had recently graduated from Northern Arizona University where she received her B.A. in journalism and political science and worked as a news reporter for the university's student led newspaper, The Lumberjack.

Featured Video
Editorial
More Editorial  
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise