Synopsys Fusion Design Platform Extends Leadership at 7nm, Surpasses 100-Tapeout Milestone in First Year

Enables Lower Power, Higher Performance, and Faster Time-to-Market for 7nm Designs

MOUNTAIN VIEW, Calif., March 20, 2019 — (PRNewswire) —

Highlights:

  • Fusion Design Platform customer deployment accelerates at 7nm driven by designers realizing 20% better QoR and more than 2X TTR speed-up on challenging designs
  • Fusion Design Platform redefines conventional design tool boundaries with the fusion of best-in-class synthesis and place-and-route, and industry-golden signoff and next-generation design-for-test delivering the most predictable 7nm full-flow convergence with fewest iterations

Synopsys, Inc. (Nasdaq: SNPS) today announced that its Fusion Design Platform has achieved a significant 7-nanometer (nm) milestone surpassing 100 tapeouts in the first year, driven by customers realizing 20 percent better quality-of-results (QoR) and more than 2X time-to-results (TTR) speed-up. Comprised of Synopsys' market-leading digital design tools, the Fusion Design Platform redefines conventional tool boundaries, sharing engines and using a unique single-data-model for both logical and physical representation, and delivering lower power and higher performance on challenging 7nm designs.

"It is encouraging to see rapid deployment of the Fusion Design Platform by our customers," said Sassine Ghazi, co-general manager, Design Group at Synopsys. "We have worked closely with customer design teams to architect a platform that can tackle the escalating technical challenges at advanced process nodes. Using the Fusion Design Platform at 7nm, design teams can achieve new levels of productivity, increase their design differentiation, and get their end products to market much faster."

The Fusion Design Platform provides 7nm extreme-ultraviolet (EUV) single-exposure-based optimization, via pillars, and via stapling implementation for maximum design routability and utilization, and minimal IR-drop and electromigration. It provides the most predictable full-flow convergence at 7nm with the fewest iterations utilizing Design Compiler® Graphical and Design Compiler® NXT synthesis, IC Compiler II place-and-route and Fusion Compiler RTL-to-GDSII system, TestMAX test and diagnosis, PrimeTime® signoff, StarRC® extraction, RedHawk Analysis Fusion power integrity, and IC Validator physical signoff tools.

Synopsys customers can learn more about 7nm design success by attending the Synopsys User Group ( SNUG®) Silicon Valley on March 20-21, 2019 at the Santa Clara Convention Center in Santa Clara, CA.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:

James Watts
Synopsys, Inc.
650-584-1625 
jwatts@synopsys.com

 

Cision View original content: http://www.prnewswire.com/news-releases/synopsys-fusion-design-platform-extends-leadership-at-7nm-surpasses-100-tapeout-milestone-in-first-year-300815454.html

SOURCE Synopsys, Inc.

Contact:
Company Name: Synopsys, Inc.
Web: http://www.synopsys.com
Financial data for Synopsys, Inc.

Featured Video
Editorial
More Editorial  
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise