eSilicon to present Mastering SI/PI for Advanced Package Design at the ANSYS Innovation Conference, Santa Clara, California

SAN JOSE, Calif., July 26, 2018 (GLOBE NEWSWIRE) -- eSilicon, an independent provider of FinFET-class ASIC design, market-specific IP platforms and advanced 2.5D packaging solutions, will present Mastering SI/PI for Advanced Package Design at the ANSYS Innovation Conference, August 2, 2018, in Santa Clara, California.

What:  Mastering SI/PI for Advanced Package Design  ASIC packaging becomes more complex with increasing density, faster data rates and higher power. Verifying a package design requires chip-package-system co-analysis for signal integrity (SI) and power integrity (PI). The ANSYS HFSS, SIwave and RedHawk tools are integrated into the eSilicon SI/PI workflow for advanced package design. This presentation is a technical overview of this SI/PI design process and workflow.

Who:  Teddy Lee, Architect, Signal Integrity & Power Integrity, eSilicon Corporation

When:  August 2, 2018  11:45 AM-12:15 PM

Where:  Hyatt Regency, Santa Clara, California

About the ANSYS Innovation Conference  Attend ANSYS Innovation Conference to learn more about what sets ANSYS software apart from other engineering simulation tools. Presenting customers and ANSYS technical experts will discuss how a consolidated simulation platform enables engineering teams throughout the entire supply chain to confidently address increasing system complexity and successfully meet product targets (launch date, cost, quality) while significantly reducing the total cost of ownership of engineering simulation tools.

This one-day conference brings together ANSYS technology users, partners, developers, and industry experts for networking, learning and sharing of innovative ideas.

About eSilicon  eSilicon is an independent provider of complex FinFET-class ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete 2.5D/HBM2 and TCAM platforms for FinFET technology at 16/14/7nm as well as SerDes, specialized memory compilers and I/O libraries. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets.

www.esilicon.com

Collaborate. Differentiate. Win.

eSilicon is a registered trademark, and the eSilicon logo is a trademark, of eSilicon Corporation. Other trademarks are the property of their respective owners.

  
Contacts:  
Sally SlemonsSusan Cain
eSilicon CorporationCain Communications
408-635-6409408-393-4794
Email Contact Email Contact

Primary Logo

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise