SiFive to Present its New Industry Leading E2 Series at RISC-V Day Shanghai

SAN MATEO, California, June 28, 2018 — (PRNewswire) —

WHO: SiFive, the leading provider of commercial RISC-V processor IP. 

For more information, please visit: www.sifive.com

WHAT: The RISC-V instruction set architecture is an open standard originally designed for academic computer architecture research that, over the past few years, has been gaining widespread popularity for commercial use. To continue innovation for the growing RISC-V ISA, SiFive has launched the Freedom U500, the industry's first Linux-capable SoC; and E3 Core IP Series, the industry's first open-sourced RISC-V SoC for embedded use cases. The company's Core IP is the foundation of the most widely deployed RISC-V cores in the world as these are the lowest risk and easiest path to RISC-V.  

At RISC-V Day in Shanghai, Jack Kang, vice president of product marketing, will talk about SiFive's new E2 Core IP Series, as well as the company's enhanced E3 and E5 Series. Announced earlier this month, the E2 Series extends SiFive's product line with two new standard cores: the E21, which provides mainstream performance for MCUs, sensor fusion, minion cores and smart IoT markets; and the E20, the most power-efficient SiFive standard core designed for microcontrollers, IoT, analog mixed signal and finite state machine applications.

For more information or to register for the event, please visit: https://tmt.knect365.com/risc-v-day-shanghai/.

WHEN: 9:50 a.m. to 10:15 a.m. CST, Saturday, June 30, 2018

WHERE: Fudan University, Wu Wenzheng Lecture Hall. No. 220, Handan Road, Shanghai P.R. China

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom, Western Digital and Intel Capital. For more information, visit www.sifive.com.

Logo - https://mma.prnewswire.com/media/387623/sifive_logo__logo_Logo.jpg

SOURCE SiFive

Contact:
Company Name: SiFive, RISC-V Day
Stephanie Chan, SHIFT Communications for SiFive, 646-756-3713
Email Contact
Web: http://www.sifive.com

Featured Video
Editorial
More Editorial  
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise