Thursday is Training Day Continues at the 55th Design Automation Conference

Quality designer training in two tracks on SystemVerilog, UVM, Python and Deep Learning

LOUISVILLE, Colo. — (BUSINESS WIRE) — June 13, 2018The Design Automation Conference (DAC), the premier conference devoted to the design and automation of electronic circuits and systems, is excited to once again host Thursday is Training Day, a program that allows DAC attendees to attend quality design sessions on popular subjects. The 55th DAC will be held at Moscone West Center, San Francisco, California from June 24 - 28, 2018. Conference registration is now open, including sign-up for “Thursday is Training Day.”

Thursday is Training Day offers DAC attendees the opportunity to learn a variety of popular programming subjects from leading training provider Doulos. All sessions are taught by respected Doulos instructors who are subject-matter experts and who each have years of experience of teaching engineers at all skill levels. Attendees may choose sessions from two parallel tracks. Many attendees will want to attend both the morning and afternoon sessions from the same track, but it is also possible to mix-and-match sessions from two different tracks or to attend just a single half-day session.

In addition to the traditional Thursday is Training Day, Doulos will host a lunch and learn tutorial on Python for Scientific Computing and Deep Learning on Wednesday, June 27, at DAC. Attendees to this tutorial will learn to start using Python as a scripting language and become sufficiently familiar with Python to start making sense of the emerging libraries and frameworks used for deep learning, such as TensorFlow and Keras. This tutorial will show attendees things they can do with Python right out-of-the-box! Seating is limited and registration is requested. More information and registration can be found at: lunch and learn.

2018 Thursday is Training Day Tracks:

  • Track 1, Part I: How to Build Verification Environments in SystemVerilog
    Time: 10:15 am – 1:15 pm
  • Track 1, Part II: Learn UVM using the Easier UVM Coding Guidelines and Code Generator
    Time: 2:15 pm – 5:15 pm
  • Track 2, Part I: The Python Language: Become a Pythoneer!
    Time: 10:15 am – 1:15 pm
  • Track 2, Part II: Deep Learning for Electronic Engineers
    Time: 2:15 pm – 5:15 pm

Session details, including summaries, presenter information and room numbers, can be found at: https://dac.com/content/thursday-training-day. Reserve a seat when you register for DAC at www.dac.com.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery’s Special Interest Group on Design Automation (ACM SIGDA), the Electronic Systems Design Alliance (ESDA), and the Institute of Electrical and Electronics Engineer’s Council on Electronic Design Automation (IEEE CEDA).

Design Automation Conference acknowledges trademarks or registered trademarks of other organizations for their respective products and services.



Contact:

Design Automation Conference
Michelle Clancy, 1-303-530-4334
Email Contact

Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise