Rambus Announces GDDR6 Memory PHY for AI, Automotive and Networking Applications

High-performance GDDR6 PHY solution supports data rates up to 16Gbps

SUNNYVALE, Calif. — (BUSINESS WIRE) — January 23, 2018Rambus Inc. (NASDAQ: RMBS) today announced the GDDR6 (Graphics Double Data Rate) Memory PHY IP Core targeted for high-performance applications including cryptocurrency mining, artificial intelligence (AI), ADAS (advanced driver assistance systems) and networking. Leveraging almost 30 years of high-speed interface design expertise and using advanced leading-edge FinFET process nodes, the Rambus GDDR6 PHY architecture will provide the industry’s highest speed of up to 16 Gbps, while utilizing established packaging and testing techniques.

“The high bandwidth delivered by GDDR6 makes it uniquely qualified to perform data-intensive applications such as HPC (high performance computing), AI, autonomous vehicles, and high-speed networking,” said Luc Seraphin, SVP and general manager of the Rambus Memory and Interfaces Division. “We are excited to be the first IP provider to offer a GDDR6 PHY solution with industry-leading performance designed with power efficiency and high signal margins for these applications.”

Rambus GDDR6 Memory PHY Technical Highlights:

  • Standards compliant
  • Flexible delivery of IP core: works with ASIC/SoC layout requirements
  • Speed bins: 12 Gbps, 14 Gbps, 16 Gbps
  • 2 x 16 bit Channels, for a maximum bandwidth of 512 Gbps

Demonstration Details at DesignCon 2018

At DesignCon from Jan. 31 – Feb. 1, 2018 in Santa Clara, California, Rambus will demonstrate a memory channel signaling at GDDR6 speeds. Rambus will also present, “High-speed memory architectures for next-generation applications,” starting at 3:45pm PT on Jan. 31 in the room, “Great America 3,” that will discuss GDDR6 as well as other leading technologies. Visit Rambus at Booth 627 to learn more about GDDR6 applications.

For more information on Rambus GDDR6 technology, please visit https://www.rambus.com/gddr6.

Follow Rambus:
Company website:  rambus.com
Rambus blog: rambus.com/blog
Twitter:  @rambusinc
LinkedIn:  www.linkedin.com/company/rambus
Facebook:  www.facebook.com/RambusInc

About Rambus Memory and Interfaces Division

The Rambus Memory and Interfaces Division develops products and services that solve the power, performance, and capacity challenges of the communications and data center computing markets. Rambus enhanced standards-compatible and custom memory and serial link solutions include chips, architectures, memory and SerDes interfaces, IP validation tools, and system and IC design services. Developed through our system-aware design methodology, Rambus products deliver improved time-to-market and first-time-right quality.

About Rambus Inc.

Dedicated to making data faster and safer, Rambus creates innovative hardware, software and services that drive technology advancements from the data center to the mobile edge. Our architecture licenses, IP cores, chips, software, and services span memory and interfaces, security, and emerging technologies to positively impact the modern world. We collaborate with the industry, partnering with leading chip and system designers, foundries, and service providers. Integrated into tens of billions of devices and systems, our products power and secure diverse applications, including Big Data, Internet of Things (IoT) security, mobile payments, and smart ticketing. For more information, visit rambus.com.

Source: Rambus Inc.



Contact:

SHIFT Communications
Jennifer Lopez, 415-591-8421
Email Contact
or
Rambus Corporate Communications
Cori Pasinetti, 408-462-8306
Email Contact

Featured Video
Editorial
More Editorial  
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise