eSilicon tapes out deep learning ASIC

SAN JOSE, CA--(Marketwired - September 13, 2017) - eSilicon, an independent provider of FinFET-class ASIC design, custom IP, and advanced 2.5D packaging solutions, today announced the recent successful tapeout for production of a deep learning ASIC. The tapeout marks another significant milestone in eSilicon's track record of high-performance chips with a 2.5D/high-bandwidth memory (HBM) implementation.

The ASIC includes custom pseudo two-port memories designed by eSilicon, TSMC's Chip on Wafer on Substrate (CoWoS) technology, 28G SerDes, and four second-generation high-bandwidth memory stacks (HBM2). eSilicon's end-to-end 2.5D/HBM2 solution includes 2.5D ecosystem management, silicon-proven HBM2 PHY, ASIC physical design, 2.5D package design, manufacturing, assembly and test.

The 2.5D/HBM2 single package implementation gives the ASIC many advantages:

  • Orders of magnitude higher total bandwidth in a much smaller board footprint
  • Highly parallel connections to memory stacks inside the package for fast access
  • Significant reduction in power consumption

"This design pushed the technology envelope and contains many firsts for eSilicon," said Ajay Lalwani, vice president, global manufacturing operations at eSilicon. "It is one of the industry's largest chips and 2.5D packages, and eSilicon's first production device utilizing TSMC's 2.5D CoWoS packaging technology."

"TSMC's CoWoS packaging technology is targeted for the kind of demanding deep learning applications addressed by this design," said Dr. BJ Woo, TSMC Vice President of Business Development. "This advanced packaging solution enables the high-performance and integration needed to achieve eSilicon's design goals."

About eSilicon
eSilicon is an independent provider of complex FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete, silicon-proven 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16nm. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, AI and 5G infrastructure markets.

Collaborate. Differentiate. Win.

eSilicon is a registered trademark, and the eSilicon logo is a trademark, of eSilicon Corporation. Other trademarks are the property of their respective owners.




Contacts: 
 Sally Slemons 
 eSilicon Corporation 
 408-635-6409 
 
Email contact


Susan Cain Cain Communications 408-393-4794 Email contact

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise