Cambricon Licenses Arteris FlexNoC Interconnect IP for Machine Learning SoCs

Highly scalable fabric IP is key to accelerating machine learning

CAMPBELL, Calif. — April 18, 2017 — ArterisIP, the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that Cambricon has licensed  Arteris FlexNoC interconnect IP for use as the backbone interconnect of their revolutionary machine learning SoC.

Cambricon is a startup company focusing on artificial intelligence (AI) and machine learning. Targeting all AI markets, Cambricon products can be applied to mobile phones, surveillance cameras, high performance servers, and other systems. Enabling neural network processing efficiency and capacity improvements, Cambricon technology drastically improves the processing of deep learning algorithms for all end markets and devices.

“After a rigorous evaluation of nearly all commercial solutions, we determined that Arteris FlexNoC interconnect IP was the only NoC technology that would meet all our requirements.” said Dr. Daofu Liu, Vice President at Cambricon. “The Arteris IP is easy to configure and has been proven in many silicon chips, which allows us to reduce development time and manage project risk.”  

“Arteris is honored to be chosen to support Cambricon in pushing the technical state-of-the-art of neural network processing,” said K. Charles Janac, President and CEO of Arteris. “Both our technologies are foundational to the advancement of machine learning processing that drives evolving capabilities in areas utilizing artificial intelligence.” 

About ArterisIP 

ArterisIP provides  system-on-chip (SoC) interconnect IP to accelerate SoC semiconductor assembly for a wide range of applications from IoT to mobile phones, cameras, automobiles, SSD controllers and servers for customers such as  SamsungHuawei / HiSiliconMobileyeAltera (Intel), and  Texas Instruments. ArterisIP products include the  Ncore cache coherent and  FlexNoC non-coherent interconnect IP, as well as optional  Resilience Package (functional safety) and  PIANO automated timing closure capabilities. Customer results obtained by using the ArterisIP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit  www.arteris.com.

 

Contact:

Kurt Shuler
ArterisIP
+1 408 470 7300
Email Contact

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise