New NI AWR Software White Paper Examines Trends and Presents Examples for Designing AESA Radar

EL SEGUNDO, Calif. – Mar. 22, 2017 --  Phased-array antennas were first used in military radar systems to scan the radar beam quickly across the sky to detect planes and missiles. These systems are gaining in popularity for a variety of applications and new active electronically-scanned arrays (AESAs) are being used for radar systems in satellites and unmanned aerial vehicles.

As these systems are deployed in new and novel ways, size and performance requirements are becoming critical and are being addressed through innovative architectures and system capabilities made possible through improvements in microwave and signal processing technologies such as GaN power amplifiers (PAs), new MMIC/Extreme MMIC devices, heterogeneous More-than-Moore integration, cost reductions for transmit/receive (T/R) modules, new millimeter-wave (mmWave) silicon ICs, and electro-optic integration.

To support these development efforts, electronic design automation technologies are evolving to provide designers with system architecture, component specifications, physical design of individual components, and verification prior to prototyping. This white paper examines these technology trends and presents several examples where advances in NI AWR Design Environment are supporting next-generation AESA and phased-array radar development.

Where:

The Designing Next-Generation AESA Radar white paper can be downloaded at http://www.awrcorp.com/resource-library/design-challenges-next-generation-aesa-radar (registration required).

When:

Immediately.

AWR, AWR Design Environment, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.

Contacts:      
Sherry Hess     
Vice President of Marketing
AWR Group, NI     
(310) 726-3000     
Email Contact

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise