INSPUR USES S2C PRODIGY MULTI-DEBUG MODULE FOR SIMULTANEOUS DEBUG OF MULTIPLE FPGAS SIGNIFICANTLY REDUCING ERRORS AND SPEEDING UP DEBUG

Solution Enables Deep Trace With Ability To Store Up To 16GBs of Waveforms

San Jose, CA – March 14, 2017 - S2C Inc., a worldwide leader of FPGA-based prototyping solutions for today’s innovative designs, announces that Inspur, a leading cloud computing total solutions provider and the fastest growing server vendor in the world, is using S2C’s Prodigy Logic Modules in conjunction with its Prodigy™ Multi-Debug Module (MDM) that allows for the concurrent debug of multiple FPGAs.  The complete MDM system works within the Prodigy Player Pro cockpit to go beyond debug set up to specify trigger conditions then debug multiple FPGAs with the help of an external Prodigy MDM hardware module.  The MDM external hardware enables deep trace of the cause of bugs with the ability to store up to 16GBs of waveforms.  The high-speed Giga-Ethernet cables allow the captured data to be quickly transferred to the host computer.  The MDM captures and stores waveforms continuously removing the need to consume design FPGA memory for debug.

Highlights of this technology include:

  • Debug across 4 Logic Module boards (up to 16 FPGAs) simultaneously using a single logic analyzer
  • Trace at speeds up to 40MHz using high-speed GT transceivers
  • Trace up to 16K probes per FPGA in 8 groups of 2K probes each without re-compile
  • Store up to 16GB of waveform data externally

Inspur’s Use of Prodigy MDM

Inspur is employing the Prodigy Multi-Debug Module for prototyping validation on a routing control chip.  The design consists of mass packet transmissions.  Prodigy MDM is being used to set trigger conditions and capture related packets for chip debug.  The deep sampling depth allows Inspur to grab as many packets as possible to then be analyzed for correctness.

“S2C’s Prodigy Multi-Debug Module was invaluable to our chip debugging process,” said Liu Kai, Senior Engineer, at Inspur. “The ability to perform deep trace easily helped to significantly speed up the debug process and get our design to market quickly with greater confidence.”

“Any design that spans across more than one FPGA introduces complications with debug especially when trying to identify and correct complex and/or deeply embedded bugs,” commented Toshio Nakama, CEO of S2C. “Typical FPGA tools only allow for debugging of one FPGA at time with limited trace depth using internal memory. This task is not only painstaking but also introduces more errors as fixing one bug in an FPGA can create other design errors in another FPGAs.  The only true way to avoid this endless loop is to employ simultaneous multiple FPGA debug.  We are excited to bring this burden-easing technology to the engineering community.”

About S2C

Founded and headquartered in San Jose, California, S2C has been successfully delivering rapid SoC prototyping solutions since 2003. S2C provides:

With over 200 customers and more that 800 systems installed, S2C's focus is on SoC/ASIC development to reduce the SoC design cycle. Our highly qualified engineering team and customer-centric sales force understands our users’ SoC development needs. S2C systems have been deployed by leaders in consumer electronics, communications, computing, image processing, data storage, research, defense, education, automotive, medical, design services, and silicon IP.  S2C is headquartered in San Jose, CA with offices and distributors around the globe including the UK, Israel, China, Taiwan, Korea, and Japan. For more information, visit www.s2cinc.com.

 

Contact:

Rob van Blommestein
S2C, Inc.
Email: Email Contact
(408) 213-8818

Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise