DVCon U.S. 4-day program is loaded with educational and informative material

Louisville, CO – February 8, 2017 – The 2017 Design and Verification Conference and Exhibition U.S. (DVCon U.S.) will offer attendees a comprehensive selection of 39 papers, 9 tutorials, 19 posters, 2 panels, a special session on Functional Verification Industry Trends, and a keynote address by Anirudh Devgan, Senior Vice President and General Manager of the Digital & Signoff Group and System & Verification Group at Cadence.   Sponsored by Accellera Systems Initiative, DVCon U.S. will be held February 27-March 2, 2017 at the DoubleTree Hotel in San Jose, California.

“DVCon has long been the technical and social highlight of the year for design and verification engineers,” stated Tom Fitzpatrick, DVCon U.S. 2017 Technical Program Chair.  “Through the hard work of a large team of dedicated reviewers, we have chosen the best of over one hundred submitted abstracts from deeply knowledgeable colleagues within the industry to help attendees learn how to improve their verification efforts. We also have two days of extended tutorials where attendees can get an in-depth look at the cutting edge of verification, not to mention the Exhibit Floor where over 30 companies will be demonstrating their latest tools and technologies.  In between, there are plenty of opportunities to network, relax and take advantage of a fun and welcoming atmosphere where attendees can reconnect with old friends and former colleagues or make new friends and contacts. The value of DVCon goes well beyond the wealth of information found in the Proceedings. Being there makes all the difference.”

Program Highlights Include:

  • Devgan’s keynote, “Tomorrow’s Verification Today,” will review the latest trends which are redefining verification from IP to System-level with an increasingly application-specific set of demands for hardware and software development. It will be on Tuesday, February 28 from 1:30-2:30pm in the Oak/Fir Ballroom.
  • This year DVCon U.S. will offer a special session with Harry Foster, Chief Scientist for Mentor Graphics' Design Verification Technology Division. Foster has been asked to present “Trends in Functional Verification: A 2016 Industry Study” based on the Wilson Research Group’s 2016 study. The findings from the 2016 study provide invaluable insight into the state of today’s electronics industry. It will be held on Tuesday, February 28 from 10:30-11:00am in the Fir Ballroom.
  • Two full days of in-depth tutorials: Accellera Day with three tutorials on Monday and sponsored tutorials on Thursday. There are also many technical papers and posters and two intriguing panels. For the complete list of topics, visit here.
  • There will be plenty of networking opportunities, especially during the exhibition. There will be a booth crawl on Monday, February 27 from 5:00-7:00pm and receptions both Tuesday and Wednesday in the exhibit hall. Exhibits will be open Tuesday from 5:00-7:00pm and Wednesday and Thursday from 2:30-6:00pm. For more information on hours and the full agenda, visit here.
  • The awards for Best Paper and Best Poster will be presented at the beginning of the reception on Wednesday.

Dennis Brophy, DVCon U.S. 2017 general chair, offers some additional insight into why DVCon is a must-attend conference in his Welcome Message to attendees.

For the complete DVCon U.S. 2017 schedule, including a list of sessions, tutorials, sponsored luncheons and events, visit  www.dvcon.org.  To view the videos from the DVCon U.S. 2016 tutorials, visit  http://www.accellera.org/resources/videos/.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors DVCon China, DVCon Europe and DVCon India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org.



Contact:

Barbara Benjamin
HighPointe Communications & Promotional Solutions
503-209-2323
503-788-2621
www.hipcom.com
ASI# 255007

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise