Rambus to Showcase SerDes and Memory PHY Solutions at DesignCon

Experts to present two technical sessions addressing verification and power efficiency and additional technical trainings explore system design challenges for memory and serial links

SUNNYVALE, Calif. — (BUSINESS WIRE) — January 24, 2017Rambus Inc. (NASDAQ: RMBS):

Who:  

Rambus Inc. (NASDAQ: RMBS)

 
Where: DesignCon
Booth #833
Santa Clara Convention Center
5001 Great America Pkwy
Santa Clara, CA 95054
 
When: January 31 – February 2, 2017 (Conference)
February 1 – 2, 2017 (Expo)

Join Rambus at DesignCon for product demonstrations showcasing its comprehensive suite of Ethernet, PCIe and DDRn IP solutions to solve today’s most challenging data center and networking applications. Rambus technical experts, executives and partners will also be holding a series of talks and technical training sessions listed below.

Rambus Technical Session Details:
Title: Power Delivery Network Design and Optimization for High-Speed Systems with Si Interposer
Date: Wednesday, February 1, 2017
Time: 9:00 am – 9:45 am
Location: Ballroom A
Speaker: Wendem Beyene, Technical Director, Rambus

Title: Methodology for Reusing the Verification Tests and Efforts Beyond Pre-silicon Verification
Date: Thursday, February 2, 2017
Time: 3:00 pm – 3:45 pm
Location: Ballroom C
Speakers: Dinesh Malviya, Sr. Manager Engineering, Rambus; Sujith Hiremath, Senior Member of Technical Staff - Verification, Rambus

Rambus Training Sessions:
Title: An 8b ADC for a 56Gbps PAM4 Receiver
Date: Wednesday, February 1, 2017
Time: 9:20 am – 10:00 am
Location: Great America 3
Speakers: Kenneth C. Dyer, Senior Principal Engineer Architect, Rambus; Shankar Tangirala, Principal Design Engineer, Rambus

Title: ADC-Based Link Architecture for Multilevel Signaling at 56G

1 | 2  Next Page »
Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise