Media Alert: Connect, Share and Discuss the Latest Design and Verification Best Practices at Cadence's Annual Jasper User Group Conference 2016

SAN JOSE, Calif., Oct. 31, 2016 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) will host its annual Jasper® User Group (JUG) Conference on November 2 and 3 at the Cadence® headquarters in San Jose, Calif. The JUG conference enables designers, verification engineers and engineering managers to learn, share and network with peers and industry experts. 

To register for the conference, visit www.cadence.com/jug2016/Pages/default.aspx.

WHAT: The conference offers:

  • Two keynote sessions: 
    • The Formal Verification Book­—Past, Present and Future: Presented by Erik Seligman, co-author of "Formal Verification, An Essential Toolkit for Modern VLSI Design"
    • Formal Tactics for Formal Services: Presented by Daryl Stewart, distinguished engineer at ARM
  • 12 user-authored technical papers addressing all aspects of formal verification
  • In-depth details highlighting JasperGold® technology updates  
  • Demonstrations showcasing the latest formal verification products from Cadence
  • Networking opportunities for engaging in thought-provoking discussions with peers
  • Best presentation award granted to the presenter with the highest session ratings

To see the full agenda, visit the Cadence events website at

www.cadence.com/jug2016/Pages/agenda.aspx.

WHEN: The Cadence Jasper User Group Conference is scheduled for November 2-3, 2016.

WHERE: Cadence San Jose headquarters
              2655 Seely Avenue, San Jose, Calif.
              Building 10 auditorium

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. 

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Cadence Logo.

 

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-connect-share-and-discuss-the-latest-design-and-verification-best-practices-at-cadences-annual-jasper-user-group-conference-2016-300353757.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Jasper User Group
Web: http://www.cadence.com

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise