FDL 2016 Call for WiP & Other Contributions

May 19, 2016 -- The Forum on specification & Design Languages - FDL - is an international forum to exchange experiences and promote new trends in the application of languages, their associated design methods and tools for the design of electronic systems. FDL stimulates scientific and controversial discussions within and in-between scientific topics as described below. The program structure includes research working sessions, embedded tutorials, panels, and technical discussions. The Forum includes tutorials and fringe meetings, such as user group or standardization meetings. “Wild and Crazy Ideas” are also welcome.

Authors are invited to submit work-in-progress and other contributions on topics including, but not limited to:

* Formalisms & Languages:

Requirements & Property specification (RSLs, PSLs, SVA, …), Extra-functional specification (timing, power, temperature, aging, …), Multi-domain parallel applications in dynamic real-time environments, Models of computation, Automata (xFSM, …), Networks (Process Networks, Petri Nets, Task Networks), Platform modelling and abstraction, Transaction level modelling, Run-time system and middleware abstraction, Model and component-based design (UML, SysML, MARTE, …), Advanced language extensions for SLDLs (SystemC(-AMS), Modelica, VHDL-AMS, SystemVerilog, Verilog-AMS,…)

* Tools & Techniques:

Formal property checking, Modeling, Simulation & Formal Checking of functional and extra-functional properties, Parallel simulation, Compiler support for multi-core/many-core architectures as well as GPUs and FPGAs, Accelerators in heterogeneous computing platforms, Code analysis and optimization for different metrics, High-level hardware and software synthesis, Testbench automation and Coverage monitoring, Design space exploration and virtual prototyping, Scheduling & real-time analysis

* Design Flows & Methodologies:

Horizontal and vertical virtual integration testing, Requirements engineering and traceability, Mixed critical embedded applications on multi-core multi-CPU SoCs, Power and performance, Safety and security, Heterogeneous (mixed-signal/multiphysical) component integration, Multi-objective optimization, Model-Driven Engineering, Modeling and design of Cyber-Physical Systems (CPS)

* Special Sessions

  • Designing Reliable Cyber-Physical Systems
  • Resilient Embedded Electronic Systems
  • Reliability and Safety in VP-based Embedded System Development
  • Tools and techniques – Compiler support for multi-core/many-core architectures as well as GPUs, Accelerators in heterogeneous computing platforms
  • System Performance Modeling & Analysis Based on Extra-Functional Properties

WiP & Other contributions include research work in progress, wild & crazy ideas, abstracts for demonstrations in the Demo Night session, panel proposals or user experiences. 

===== Important Deadlines =====

Other Contributions: Jun 7, 2016

Author Notification: Jul 5, 2016

Final Version: Aug 2, 2016

===== Submissions =====

Authors should submit papers in double column, IEEE format as PDF through the submission system. WiP & Other Contributions shall not exceed 2-4 pages. Submitted papers should be anonymous, are required to describe original unpublished work, and must not be under consideration for publication elsewhere.

Please submit you papers through the following submission system:

https://www.easychair.org/conferences/?conf=fdl2016

===== Publications =====

The WiP and other contributions will be published in electronic form with an ISSN and ISBN number and made available on the ECSI website. Those containing new scientific results will have the option to be submitted for inclusion in the IEEE Digital Xplore Library.

Registration of the presenting author is required prior to the camera ready papers deadline.

===== Conference Organization =====

General Co-Chairs:

Rolf Drechsler | University of Bremen/DFKI, DE

Robert Wille | Johannes Kepler University Linz, AT/DFKI, DE

Program Chair:

Franco Fummi | University of Verona, IT

Contacts:

Email Contact

www.ecsi.org/fdl



Read the complete story ...
Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise