MoSys Introduces a Programmable Search Engine for High-Speed Packet Processing Offload in Networking, Security and Data Center Applications

Leveraging Proven Serial Interface Technology, the Programmable Search Engine (PSE) Incorporates 32 Search-Optimized, Multi-Threaded Processing Engines with Flexible Lookup Schedulers and On-Board Table Memory to Provide Custom Search Offload

SANTA CLARA, Calif., March 16, 2016 (GLOBE NEWSWIRE) -- MoSys (NASDAQ:MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, today introduced the MoSys® Programmable Search Engine (PSE), a monolithic IC designed for packet processor offload using 32 search optimized processing engines, data access schedulers, and over a terabit of internal access bandwidth. The device leverages MoSys’ proven serial interface technology and high-density integrated memory with the processor engine architecture to enable high-speed customizable search, security, and data analysis functions for networking, security, and data center applications.

The PSE-S30 device (MSPS30) incorporates unique features for high performance and flexibility:

  1. High-speed serial interface with per lane rates in excess of 28G
    a. Up to 800Gbps interface throughput
    b. Scalable interface from 4 to 16 lanes for bandwidth and pin optimization
    c. Independent access and timing from two separate host devices
  2. 32 multi-threaded 1.5GHz processor elements for customized search or macro functions
    a. Load and store processor architecture
    b. Instruction enhancements for packed data structure access such as hashing, field extract/insert, multi-field compare, multi-way branch, sparse matrix compression, bit string, and command parsing
    c. Eight threads per processor element core for maximum utilization
    d. User-defined short micro-coded search functions such as exact, wildcard, longest prefix, string match and more can be developed and called through interface commands
  3. Integrated interconnect, scheduler, and 1Gb of table memory for internal multi-cycle performance
    a. Over 1.5Tbps internal bandwidth, twice the interface rate
    b. Multiple scheduling domains for performance optimization
    c. Built-in atomic memory operators in coherent support of multi-threading, such as Boolean field operations, read and set, compare and swap, increment/decrement

“Cloud services are creating rapidly evolving requirements for higher speed and data flow intelligence to optimize network performance and deliver highly granular security. These requirements create memory bandwidth and search capacity bottlenecks during packet processing,” stated Bob Wheeler, principal analyst at The Linley Group. “The industry is adopting hardware acceleration throughout the network to meet these new performance requirements while optimizing infrastructure cost and power. MoSys has introduced the industry’s first customer programmable search engine, enabling system designers to add custom features and algorithms to their 100G and 400G subsystems.”

The functions in MoSys’ PSE device are embedded and completely controlled by the host.  This allows the development of highly proprietary and secure algorithms enabled by the PSE to scale proprietary architectures and software.  

“The Programmable Search Engine architecture allows for accelerated offload without requiring customers to change their proprietary algorithms or share them externally,” stated John Monson, VP of marketing and sales at MoSys. “In addition, while typical accelerators support only specific functions, the unique architecture and flexibility of the PSE allows the device to be used to accelerate specific functions or to leverage it as a unified source of memory access, statistics and custom search algorithms.”

MoSys will offer an integrated development environment (IDE) to support code development for its Programmable Search Engine and PSE models to validate functionality prior to integration. FPGA evaluation boards are also planned with FMC connectors designed to seamlessly attach to FPGA development platforms. The IDE platform availability is planned for alpha customers and development partners mid year. The PSE devices will be available in the same timeframe.

For additional information about Bandwidth Engine, LineSpeed, or Programmable Search Engine products, including availability and pricing, contact a local MoSys sales representative at http://www.mosys.com/contact.php.

About MoSys, Inc.
MoSys, Inc. (NASDAQ:MOSY) is a fabless semiconductor company enabling leading equipment manufacturers in the networking and communications systems markets to address the continual increase in Internet users, data and services. The company's solutions deliver data path connectivity, speed and intelligence while eliminating data access bottlenecks on line cards and systems scaling from 100G to multi-terabits per second. Engineered and built for high-reliability carrier and enterprise applications, MoSys' Bandwidth Engine® and LineSpeed™ IC product families are based on the company's patented high-performance, high-density intelligent access and high-speed serial interface technology, and utilize the company's highly efficient GigaChip® Interface. MoSys is headquartered in Santa Clara, California. More information is available at www.mosys.com.

Bandwidth Engine, GigaChip, and MoSys are registered trademarks of MoSys, Inc. in the US and/or other countries. IC Spotlight, LineSpeed and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners.

Contacts:
Kristine Perham
MoSys, Inc.
+1 (408) 418-7670
kperham@mosys.com

Beverly Twing, Sr. Acct. Manager
Shelton Group, Investor Relations
+1 (214) 272-0089
btwing@sheltongroup.com

 

Primary Logo

Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise