Analog Bits to Demonstrate Half-Power SERDES(TM) at TSMC's San Jose Technology Symposium

 

SAN JOSE, CA, (Marketwired) - March 15, 2016 - Analog Bits ( www.analogbits.com) will be demonstrating their latest half power SERDES IP at booth #412 at TSMC's Technology Symposium in San Jose, CA. SERDES (Serializer/Deserializer) IP is central to many modern SOC designs, providing a high speed interface for a broad range of applications from storage to display. Lately, increased requirements for higher speed SERDES has battled against increased power requirements. Analog Bits has revolutionized SERDES IP by cutting the power in half while concurrently supporting multiple standards such as PCIe Gen 3, Gen 4, USB3.1, HMC, SAS and more -- all while allowing the highest flexibility for on-die placement.

WHAT: Analog Bits' 16nm Half-Power SERDES™ IP solutions

-- Passing JTOL tests using Keysight's latest J-BERT at 16Gbps with less than 750fs RMS jitter
-- Multiprotocol including PCIe Gen 3/4, HMC 2.0, 10G-KR, USB 3.1
-- Small die size impact
-- Location on any die side

WHEN: TSMC Technology Symposium 2016 Expo: March 15, 2016

WHERE: Analog Bits, booth #412 SAN JOSE MCENERY CONVENTION CENTER, 150 WEST SAN CARLOS STREET, SAN JOSE, CA 95113

About Analog Bits: Founded in 1995, Analog Bits, Inc. ( www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

C ontacts:
Will Wong
650-314-0200
Email Contact


Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise