Codasip Joins RISC-V Foundation and Announces Availability of RISC-V Compliant Codix Processor IP

Brno, Czech Republic, Jan 5, 2016 -- Codasip, an industry leading application specific processor (ASIP) vendor, today announced that it has joined with other industry leaders as a founding member of the RISC-V foundation to accelerate customer adoption of commercial implementations of RISC-V based processor designs. Additionally, Codasip announced it is making available versions of its Codix Processor IP that are compliant with the RISC-V specification - expanding its existing embedded processor IP offerings.

ASIPs offer an unmatched combination of power, performance, and flexibility by optimizing the embedded processor for its target application. This is done by adapting the processors Instruction Set Architecture (ISA) and microarchitecture (how the processor responds to the ISA), and can lead to orders of magnitude improvements in power and performance.

"We are very pleased to have Codasip as a Founding Sponsor of the RISC-V Foundation.  As a commercial developer of ASIP solutions, Codasip will be a welcomed contributor within the RISC-V community" said Rick O'Connor, Executive Director of the RISC-V Foundation.

Codasip’s highly automated technology has made ASIP technology as accessible as standard embedded processors, allowing customers to create a processor ISA from scratch, or to use an existing ISA. The availability of RISC-V, with its support for extensibility, provides a great starting point for customers, combining the advantages of Codasip’s proven technology and the open RISC-V ecosystem.

"One of the biggest challenges for customers new to ASIP technology is availability of a strong ISA they can build on," said Karel Masarik, CEO of Codasip. "Codasip’s tools allow the creation of processors with any ISA and microarchitecture. By supporting RISC-V we leverage this powerful open initiative in order to accelerate our customers a path to a completed ASIP. At the same time, we provide the assurance of a commercially supported solution. It has always been Codasip’s policy to build on open standards wherever possible, and so support for RISC-V builds on this product strategy.”

In addition to ensuring that Codasip tools work seamlessly with the RISC-V specification (alongside customer specific enhancements), Codasip will also be making available RISC-V compatible versions of its Codix Processor IP. These cores will join the existing Codix implementations spanning ultralow-power to high performance with both RISC and VLIW implementations.

As with all Codix Cores, Codasip’s RISC-V compliant cores are delivered using the high level processor description language CodAL, which allows customers to easily modify, adapt, and extend every aspect of the processor. Using this model, the complete LLVM/GNU based SDK, QEMU emulation model, RTL and verification environment is automatically generated. The result is unmatched flexibility, seamless integration of customer specific changes, and compatibility with the rich and evolving RISC-V ecosystem.  

If you are interested in learning more about Codasip and our RISC-V offerings, you can connect with our technical team at the RISC-V workshop (Jan 5th & 6th - Oracle Conference Center in Redwood Shores, CA), visit our booth at Embedded World (Feb 23rd to 25th - Booth #620, Hall 4 - Nuremberg, Germany) or visit our website at  www.codasip.com
 

About Codasip
Codasip delivers leading-edge technology that enables adoption of Application Specific Instruction-set Processors (ASIPs). ASIP's utilize dedicated instructions/architecture to accelerate software and are at the heart of applications that require very high performance with low power. Codasip's unique technology makes ASIP adoption as simple and easy as standard embedded processor cores. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe. More information on Codasip's products and services is available at  www.codasip.com.
 
Codasip and Codix are trademarks of Codasip Ltd and are registered in the United States.
 

For further information please contact:
Codasip
Neil Hand
VP Marketing
+1 650 353 7486
Email Contact

 



Read the complete story ...
Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise