Toshiba Launches Low-height Package Low-input Current Drive Transistor Output Photocoupler

TOKYO — (BUSINESS WIRE) — April 27, 2015Toshiba Corporation’s (TOKYO:6502) Semiconductor & Storage Products Company today announced the launch of a low-input current drive transistor output photocoupler in a low-height SO6L package, which can be used to replace conventional DIP4 pin package products. The new product, "TLP383", starts shipments from today.

Toshiba: Low-height Package Low-input Current Drive Transistor Output Photocoupler "TLP383" (Photo:  ...

Toshiba: Low-height Package Low-input Current Drive Transistor Output Photocoupler "TLP383" (Photo: Business Wire)

The new product incorporate Toshiba's original high output infrared LEDs and guarantee the same CTR (Current Transfer Ratio) at 0.5mA input current and at 5.0mA input current.

The new photocoupler has a low height of 2.3mm (max), an approximately 45% reduction from Toshiba conventional DIP4 package products. At the same time, the new product has an isolation specification equivalent to DIP4 wide lead type package products and guarantees a creepage and clearance distance of 8mm (min), and isolation voltage of 5000Vrms (min). With its low height, the “TLP383” can be used in situations where there are strict height restrictions, such as on motherboards, and contribute to the development of smaller sets. It can be used for applications including inverter interfaces and general-purpose power supplies.

           

Key Specifications of New Product

Part Number   TLP383
Current Transfer Ratio (CTR [Note]) 50 to 600%@IF=0.5mA /5mA, VCE=5V
Turn-off Time(tOFF 30μs (typ) @IF=1.6mA, VCC=5V, RL=4.7kΩ
Operating Temperature Range(T opr -55 to 125˚C
Isolation Voltage(BV 5000 Vrms
Safety Standard   UL, cUL, VDE, CQC

[Note] Corresponds to each CTR rank, such as GR and GB. Please check the datasheet for details.


1 | 2  Next Page »
Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise