Toshiba Expands Line-up of ARM® Cortex®-M4F-Based Microcontrollers for Secure Communications Control

TOKYO — (BUSINESS WIRE) — March 30, 2015Toshiba Corporation (TOKYO:6502) today announced the launch of a new microcontroller, “TMPM46BF10FG”, as the latest addition to its ARM® Cortex®-M4F-based TX04 series. The microcontroller is designed for secure communications control. Sample shipments start today with mass production scheduled to start in October 2015.

Toshiba: ARM(R) Cortex(R)-M4F-based microcontroller "TMPM46BF10FG" for secure communications control ...

Toshiba: ARM(R) Cortex(R)-M4F-based microcontroller "TMPM46BF10FG" for secure communications control. (Photo: Business Wire)

Users of secure communications control systems increasingly require mass memory data for firmware generation management, failure analysis and high-precision consecutive data storage, and such high-level security features as tamper detection and information concealment.

At the same time, they are also seeking to reduce the number of parts on system circuit board parts by using large capacity memory that incorporates multiple memory chips.

The new MCU incorporates a 514-KByte SRAM required for secure communications control, four types of security circuits for network communications, and an SLC NAND flash memory controller for memory expansion.

In addition, its clock independent watchdog timer operates to a built-in clock separate from the system clock, improving the safety of system function.

Toshiba is committed to developing new products that meet market demand and to expanding the new line-up of the TX04 series.

Applications

  • Sensing devices and communications control devices (IoT device)
  • EMS (Energy Management System) device
  • Industrial equipment

Features

  • ARM ® Cortex ®-M4F core, operable up to 120 MHz
  • Built-in 514-KByte SRAM
  • Built-in SLC NAND flash memory controller
    The MCU incorporates 4- and 8-bit error correction circuit (BCH ECC) to detect and correct errors by hardware. The IC can be connected to SLC NAND flash memory with a capacity ranging from 4Gbit to 1Gbit.
  • Built-in security hardware
    The IC also incorporates an encryption/decryption circuit (AES:FIPS197 standard), Hash function generation circuit (SHA: FIPS180-4 standard), random seed generation circuit (ESG), and a multiple-length arithmetic (MLA) circuit that is used to calculate elliptic curves for asymmetric cipher.
    The IC implements a true random number generator (TRNG: SP800-90C standard) through the combination of the random seed generation circuit and Hash-DRGB created by the hash function generation circuit and the software program. This achieves the robust security function that is required in network communications. In addition, encryption/decryption process is mainly processed by hardware, reducing the load on the CPU.
  • Built-in clock independent watchdog timer
    The IC has the watchdog timer that operates along with a built-in clock separate from the system clock. Even if the system clock malfunctions, the watchdog timer can detect an error.

Main Specifications

Part number   TMPM46BF10FG
Sample price   1,000 yen

Main specifications

  CPU   ARM® Cortex®-M4F
Maximum Operating frequency   120MHz
Internal memory   Flash 1024Kbytes

SRAM 514Kbytes

Operating voltage   2.7V to 3.6V
12-bit AD converter   8 ch
DMA   32 ch (3 units)
16-bit timer   8 ch
Interrupt input   16 ch
Independent Watchdog timer   1 unit
SSP   3 ch
SIO/UART   4 ch
Full UART   2 ch
I2C   3 ch
SLC NAND Flash Controller   1 unit
AES processor(AES)   1 unit
Secure hash processor(SHA)   1 unit
Entropy seed generator(ESG)   1 unit
Multiple length arithmetic coprocessor   1 unit
  Package   LQFP100

(14mm x 14mm, 0.5mm pitch)

Note

  DMA: Direct Memory Access
Calculated based on a formula of 1KB equals 1,024 bytes.

1 | 2  Next Page »
Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise