Toshiba Launches New Line-up of Image Recognition Processors for Automotive Applications

- TMPV760 series enables night-time pedestrian detection and 3D reconstruction -

TOKYO — (BUSINESS WIRE) — November 13, 2014Toshiba Corporation (TOKYO: 6502) today announced that it will expand its line-up of image recognition processors for automotive applications with the launch of the TMPV760 series. Sample shipments of the first device, “TMPV7608XBG” will start in January 2015, with mass production scheduled for December 2016 onwards.

Image of the ADAS applications using TMPV760 series (Photo: Business Wire)

Image of the ADAS applications using TMPV760 series (Photo: Business Wire)

With “TMPV7608XBG,” Toshiba is supporting the realization of next generation Advanced Driver Assistance Systems (ADAS). Support for standard ADAS features includes AEB (Autonomous Emergency Braking), TSR (Traffic Sign Recognition), LDW (Lane Departure Warning) and LKA (Lane Keeping Assist), HBA (High Beam Assistance), FCW (Forward Collision Warning), plus new applications that include TLR (Traffic Light Recognition) and AEB pedestrian (during both day and night), which will become part of the Euro NCAP testing program in 2018.

“TMPV7608XBG” integrates two new Enhanced CoHOG accelerators[1] that provide far higher accuracy image recognition at night. Connected to multiple, Full HD cameras, the processors analyzes color gradients in supplied images and achieves a night-time detection rate of pedestrians that matches the day-time recognition rate of the company’s current devices[2].

“TMPV7608XBG” also supports a Structure from Motion (SfM) accelerator[3] that realizes 3D reconstruction using the input stream of a monocular camera, and that can detect motionless obstacles on a road surface that are not detected by conventional pattern recognition.

In parallel, Toshiba has also launched a system power management IC, “TC9580FTG,” for optimizing TMPV760 series power management. Sample shipments start from the end of this month, with mass production scheduled to start in November 2015.

[1] CoHOG is Toshiba’s original Co-occurrence Histograms of Oriented Gradients technology
[2] equivalent mis-detection rates
[3] SfM is 3D reconstruction technology achieved by estimating camera motion using sequential images provided by movement of a monocular camera.

Key Features of the new product

Toshiba original image recognition Enhanced CoHOG
“TMPV7608XBG” integrates new Enhanced CoHOG accelerators that make use of luminance- and color-based image information. This enhancement significantly boosts recognition accuracy, especially at night and scenes with low luminance differences between objects and the background. In addition, its high-speed computation capability can shorten the recognition time of pedestrians and vehicles.

3D reconstruction technology
“TMPV7608XBG” uses the SfM in 3D reconstructions and estimations of the positions and sizes of obstacles not detected by conventional pattern recognition. It accelerates the overall detection speed by narrowing down candidates for further analysis during a pre-processing phase.

Simultaneous execution up to eight image recognition applications
“TMPV7608XBG” has a Heterogeneous Multi-Core architecture that allows it to handle multiple applications simultaneously in real-time. It features 8 MPEs (Media Processing Engines) that perform double precision floating point arithmetic, and integrates 14 types of image processing accelerators for the first time.
Simultaneous recognition of up to eight images is realized, and the image processing capability is 10 times that of Toshiba’s previous image recognition processors.
ADAS applications are processed concurrently within a time window of 50ms by the image recognition processor, achieving a relatively low power consumption, due to the Heterogeneous Multi-Core architecture’s operating frequency of up to 266.7MHz.

System power management IC for optimizing TMPV760 series
The “TC9580FTG” system power management IC employs a DC-DC converter for optimizing voltage and power current control of the TMPV760 series. The new IC, with its output stage especially designed for optimal power management of TMP7608XBG, contributes to set downsizing and achieving the low heat operation required for ADAS applications.

 

Outline of New Product

Part number   Sample price

(tax included)

  Sample shipment  

Mass
production

TMPV7608XBG

¥10,000

January 2015 December 2016
TC9580FTG  

¥1,000

 

End of November
2014

  November 2015
 

Main Specifications

Part number   TMPV7608XBG
CPU

Toshiba original 32-bit RISC CPU Media
embedded Processor(MeP) x 2

Image recognition engine

Toshiba original multi-core media processor

Media Processing Engine (MPE) x 8

Image
processing
accelerators

  Affine transform 3 ch.
Filter 2 ch.
Histogram 1 ch.

Histogram of
Oriented Gradients

1 ch.

(CoHOG/HOG)

Enhanced CoHOG 2 ch.
Matching 2 ch.
Pyramid 2 ch.
SfM 1 ch.

On-chip
peripheral
functions

Video input I/F 4 ch.

(With 8 camera input to 4 output video switch)

Video output I/F 2 ch.

Power supply
voltage

Core: 1.1V, I/O: 3.3V and 1.2V (connect LPDDR2), 1.5V (connect DDR3), 1.2V (MIPI CSI-2 I/F)

Operating
frequency

Max. 266.7MHz
Package   P-FBGA 796 balls, 27mm×27mm, 0.8mm ball pitch

* MIPI is a registered trademark of MIPI Alliance, Inc.

     
Part number   TC9580FTG
Power supply voltage

Operating voltage range: 4.5 - 5.5V

DC-DC converter
(Output voltage/current)

DCDC1 (Buck): 1.15V / 3.5A
DCDC2 (Buck): 3.3V / 1.0A
DCDC3 (Buck): 1.25V or 1.53V or 1.84V / 2.4A
DCDC4 (Buck): 1.2V or 1.54V or 1.84V / 0.8A

Efficiency at average load 90% (Standard)*
Monitoring function Constant monitoring of power supply circuit
I 2 C interface

Power ON/OFF
Voltage set-up of each power supply
Abnormality detect of each power supply
Power start-up sequence

Package   VQFN48 (7mm×7mm×0.9mm)

* Measured using Toshiba testing conditions. Efficiency depends on the PCB and condition of external components.

 

1 | 2  Next Page »
Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise