Avery Design Systems Announces UFS Host Controller UFSHCI Verification Solution

ANDOVER, Mass. — (BUSINESS WIRE) — October 8, 2013 — Avery Design Systems Inc., a leader in verification IP, today announced availability of its UFS Host Controller Interface (JESD223 UFSHCI) verification solution supporting the latest embedded mobile storage solutions comprised of MIPI UniPro and M-PHY, and JEDEC UFS specifications.

The new release of MIPI-Xactor allows design and verification engineers to quickly and extensively test the functionality of both UFSHCI-compliant host controllers and UFS devices.

Avery provides a complete verification solution consisting of SystemVerilog UVM/OVM/VMM compliant models and environment, protocol checkers, directed and random compliance test suites, and reference verification frameworks. Additional advanced debug features include multi-level analyzer trackers to visualize data and control flow through the protocol stacks.

Key Features

  • UFS Host Controller Driver (UFSHCD) model
    • Emulates UFSHCI host driver including host initialization steps
    • Supports random controller and device configuration for comprehensive verification
    • Supports virtual hardware adaptor interface to UFSHCI controller via AMBA or PCIe local bus interface
    • Supports 4 main SAPs: UIO_SAP, UDM_SAP, UTP_CMD_SAP, UTP_TM_SAP
    • Supports command sets
      • Native UFS
      • SCSI SPC-4, SBC-3, SAM-5
      • UIC commands
    • Abstract transaction classes model UTRL, UTMRL, UTRD, UTMRD, and UCD, and UPIUs
    • Supports random SGL generation
    • Multiple protocol analyzer trackers for UTP-level, AMBA, SAPs, UniPro layer-level, and symbol level
    • Comprehensive protocol checking
    • Avery and JEDEC UFS Test Spec (JESD224) compliance testsuites
  • UniPro model
    • Emulates UniPro protocol stack layers and M-PHY
    • Supports all service primitives (SAP) and service data units (x_SDU)
    • DME User supports all sequences of control, configuration, and status primitives
    • Transport service
      • Allocates connections between CPorts
      • Schedules message transfers between CPort Users
    • Supports CPort signal interface
    • Supports UniPro Test Feature
  • M-PHY
    • Multiple LANE provisions
    • HS_MODE, all GEARs
    • LS-MODE NRZ and PWM signalling schemes, all GEARs
    • Multiple power saving modes

1 | 2  Next Page »
Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise