Si2 Co-Sponsors Low Power Standardization Futures Meeting at DAC

AUSTIN, Texas — (BUSINESS WIRE) — May 29, 2013 — The Silicon Integration Initiative (Si2) will be co-sponsoring a Low Power Standardization Futures Meeting on June 3, from 2PM – 4PM, in Room 9ABC of the Austin Convention Center at the Design Automation Conference (DAC). The meeting will focus on low power standardization futures. Presentations on this topic will be made by representatives of Si2 and other standards organizations, with the bulk of the meeting centered around an open industry discussion on future low power modeling requirements. There is no charge for attending, but please register here so we can plan properly: http://www.si2.org/?page=1544.

An introduction to this meeting will be presented in the Si2 Booth #1427 at 11AM on June 3, and other presentations on the topic of low-power design can be found at this link: https://www.si2.org/?page=1651.

Si2 is also holding the Si2 25th Anniversary Luncheon Celebration on June 3, in Room 9ABC in the Austin Convention Center at 12 noon. Later that day at 4:30 the Annual Si2 Open Reception will be held in the same room. Refreshments will be provided. Both events are free of charge. More information including registration details can be found at this link: http://www.si2.org/?page=1544. Cadence Design Systems and Spectral Design & Test are sponsors for these two events.

About Si2

Si2 is the largest organization of industry-leading semiconductor, systems, EDA and manufacturing companies focused on the development and adoption of standards to improve the way integrated circuits are designed and manufactured. Now in its 25th year, Si2 is uniquely positioned to enable timely collaboration through dedicated staff and a strong implementation focus driven by its member companies. Si2 represents over 80 companies involved in all parts of the silicon supply chain throughout the world. See www.si2.org.



Contact:

Silicon Integration Initiative
William Bayer, 512-342-2244, ext. 304

Featured Video
Latest Blog Posts
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Everspin
Jobs
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise