Calypto Expands Participation at DAC 2013 in Austin, TX

SAN JOSE, Calif., – May 29, 2013 –Calypto® Design Systems, Inc., the leader in electronic system level (ESL) hardware design and register transfer level (RTL) power optimization, today announced  increased participation in DAC 2013.  Calypto’s three product families (PowerPro®, Catapult® and SLEC®) offer customers solutions ranging from RTL power reduction to C++/ SystemC high-level synthesis.

HIGHLIGHTS

  • Gary Smith's “What to see @ DAC 2013” list.  Come by booth #1247 to hear the latest product news for Catapult, the industry’s most popular high-level synthesis tool.
  • DAC Designer Track Poster Sessions

–     Tuesday, June 4, 12:00 - 1:30  – Practical Consideration in a Sequential Power Optimization Flow, Cisco

–     Wednesday, June 5, 12:00 - 1:30  – Power Regression Methodology Reduces Dynamic Power by 20 Percent, AMD

  • NEW – DAC Insight Presentation

–     Wednesday,  June 5, 2:00 -  4:00  – Reducing Design and Debug Time with Synthesizable TLM, location: 9ABC

  • Booth Activities: # 1247.  Sign-up early for suite sessions including session presented by both AMD and Renesas.  For complete information about suite sessions visit: http://calypto.com/en/events.

About Calypto’s Products

Catapult high-level synthesis, SLEC® (Sequential Logic Equivalence Checking) and PowerPro platforms are used to design, verify and optimize complex SoC and FPGA designs by seven out of the top ten semiconductor companies and over 100 leading consumer electronics companies worldwide. Calypto’s products enable engineers to dramatically improve design quality and reduce power consumption of their SoC while significantly reducing overall design and verification time.

About Calypto

Calypto® Design Systems, Inc. is the leader in ESL hardware design and RTL power optimization.  Calypto, whose customers include Fortune 500 companies worldwide, is a member of the ARM Connected Community, Cadence Connections program, the IEEE‐SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America.  

Catapult, Calypto, PowerPro and SLEC are registered trademarks of Calypto Design Systems Inc. All other trademarks are property of their respective owners.

 

Featured Video
Editorial
More Editorial  
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise