Jasper Design Automation Presenting Verification Innovation at DAC 2013

Jasper Design Automation – DAC Booth #2346

MOUNTAIN VIEW, Calif. – May 15, 2013Jasper Design Automation, the leading provider of verification solutions based on state-of-the-art formal technology, will be demonstrating its latest verification solutions in its booth #2346 at the Design Automation Conference (DAC), June 2-6, 2013 in Austin, Texas. 

In addition, Jasper representatives and customers will be presenting in the following events during DAC: 

Insights Presentation - A Formal Approach to Low Power Verification

Who: Lawrence Loh , Vice President of Worldwide Applications Engineering

When: Wednesday, June 5 at 9:00 – 11:00 a.m.

Technical Panel Session 21 - Disruptive Verification Technologies: Can They Really Make a Difference?

Who:      Ziyad Hanna, PhD, Vice President of R&D, Chief Architect will join representatives of ARM, Intel Corp., Breker Verification Systems, University of Michigan and University of British Columbia for this discussion.

When:   Wednesday, June 5, 2013, 9:00 -10:30 a.m.

Where: 16AB

Designer Track 7.25 — Formal - An Integral Part of Chip Design

Who: Normando M. Montecillo, Broadcom Corp., Santa Clara, CA

When: Wednesday, June 5 at 12:30 to 1:30 p.m.

Where: Hall 5

Designer Track 7.33 — Adopting Formal Methods to Increase Productivity and Quality in the Verification of ARM-Based CPU Subsystems

Who: James S. Pascoe - STMicroelectronics, Bristol, United Kingdom

When:  Wednesday, June 5 at 12:30 to 1:30 p.m.

Where: Hall 5 

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology.  Customers include worldwide leaders in wireless, consumer, computing, and networking electronics.  Jasper technology has been an integral part of over 150 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia.  Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market. 

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.

Contact:

Rob van Blommestein
650-966-0234 p
Email Contact



Read the complete story ...
Featured Video
Latest Blog Posts
Sanjay GangalThe Dominion of Design
by Sanjay Gangal
EDACafe Predictions 2025 – SiFive
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise