Cadence Characterization Solution for Complex Multi-Bit Cells Delivers Power and Performance Benefits for Yamaha

Virtuoso Liberate and Spectre Tools Reduce Power 10% for Mobile Applications While Speeding Turnaround 2x

SAN JOSE, CA, May 13, 2013 (Marketwired) -- Cadence Design Systems (NASDAQ: CDNS) today announced that it helped Yamaha Corporation reduce power consumption for its mobile consumer chips with characterization tools that delivered a 10 percent reduction in dynamic power to the clock network required for Yamaha ASICs. In addition, the Cadence® characterization solution -- composed of the Virtuoso® Liberate™ and Spectre® products -- provided a 2x speedup in turnaround time for characterization when compared to Yamaha's previous technology. The benefits translate to better power performance in chips that get to market faster.

"Cadence offered the only solution capable of characterizing our complex multi-bit cells," said Mr. Shuhei Ito, development director, semiconductor division at Yamaha. "The Virtuoso Liberate and Spectre tools were critical in helping us develop our new low-power solution and in meeting our time to market goals."

"Yamaha's previous technology was unable to characterize the complex multi-bit flip-flop cells required for the low-power flow Yamaha adopted," said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "With its patented 'Inside View' technology, the Virtuoso Liberate tools enabled Yamaha to characterize these cells automatically by eliminating the need for the user to define the functional description of the cell or specify worst-case conditions. The Cadence characterization solution meets the ease-of-use, throughput and accuracy requirements that has helped Yamaha engineers reduce power for mobile applications while cutting characterization runtimes in half."

About Cadence

Cadence Design Systems (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.


Contact:

Dean Solov,
Cadence Design Systems, Inc.
Tel.: 408-944-7226
Email Contact

Featured Video
Editorial
More Editorial  
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise