Sidense 1T-OTP NVM Qualified for 150 Degrees C Automotive High-Reliability Requirements on TSMC's BCD Process

OTTAWA -- (Marketwire) -- Apr 01, 2013 -- Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced today that the Company's 1T-OTP macros for TSMC's 180nm BCD 1.8/5V/HV and G 1.8/5V processes have met all of TSMC's IP9000 Assessment program requirements. Sidense OTP macros are fully qualified for -40 degrees C to 150 degrees C read and field-programmable operations to support applications such as automotive electronics that require reliable operation and long-life data retention in high-temperature environments.

Sidense has already licensed its Automotive Grade 1T-OTP macros to many top fabless semiconductor companies, who have designed the macros into a wide range of leading-edge products. Customers including Fairchild Semiconductor, MAZ Brandenburg, Shanghai Haier IC and ZMDI are using Sidense Automotive Grade OTP in a wide range of devices, including power-management ICs, sensors and microcontrollers for applications in automotive, industrial, mobile and consumer electronics.

"Our company is seeing an exciting and growing demand for 1T-OTP that supports power and HV processes," said Tom Schild, Sidense VP of Sales and Marketing. "We are helping many customers bring to market competitive new PMICs, sensors and other products by offering cost-effective and highly reliable NVM qualified for demanding, high-reliability, high-temperature environments, in addition to being ideal for power and cost-sensitive mobile applications."

Sidense Automotive Grade 1T-OTP macros completed full qualification for High-Temperature Operating Life (HTOL) at -40 degrees C to 150 degrees C and Data Retention Storage Life (DRSL) to 2000 hours at 150 degrees C. This level of qualification was completed to support customers requiring devices to conform to AEC-Q100 Grade 0 specifications and provide data retention over the full operating temperature range, at full duty cycle, for more than 10 years.

Macros are available in a comprehensive range of off-the-shelf configurations supporting small densities of 256 bits for configuration and trim applications, up to 256 Kbits per macro for code storage and multiple NVM uses. Automotive Grade 1T-OTP provides many advantages, including small footprints to minimize cost, field-programmability, configurations with word widths up to 128 bits and fast read access to allow executing code from OTP for many applications.

About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 100 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in more than 250 customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Media Contacts:
Susan Cain
Cain Communications for Sidense
Tel: 408-393-4794
Email: 
Email Contact

Jim Lipman
Sidense
Tel: 925-606-1370
Email: 
Email Contact 


Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise