Media Alert: Cadence to Showcase Latest Verification Tools and Methodologies at DVCon 2013

SAN JOSE, CA -- (Marketwire) -- Feb 21, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced its participation at DVCon 2013, the seminal conference for functional design and verification.

WHAT

Visitors to the Cadence® booth (#1102) can learn about verification at the IC, SoC and system levels and the company's latest advances in verification IP.

Additional Cadence participation:

  • A lunch panel, at noon Feb. 27 in the Pine/Cedar Ballroom, on "Best Practices in Verification Planning," moderated by John Brennan of Cadence and featuring panelists from Xilinx, Maxim Integrated Products, Verilab, Paradigm Works, Oski Technology, and Cadence.
  • An industry leaders panel, at 3:30 p.m. Feb. 27 in the Oak/Fir Ballroom, titled, "The Road to 1M Design Starts," featuring Ziv Binyamini, Cadence corporate vice president, Systems and Software Solutions.
  • A Cadence-led session from 8:30 a.m. to noon Feb. 28, in the Donner Ballroom, titled, "Fast Track Your UVM Debug Productivity with Simulation and Acceleration."

WHEN

Feb. 25-28, 2013

WHERE

DoubleTree Hotel
2050 Gateway Place
San Jose, Calif. 95110

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, automotive electronics, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems

Email Contact 


Featured Video
Latest Blog Posts
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Everspin
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise