Article source: Aldec
December 17, 2012 -- We invite you to download Aldec's most-viewed Verification White Papers.
As a global leader in Design Verification, Aldec supports its industry-leading products with award-winning Support, Training and Resources like our informative White Papers - developed by engineers for engineers.
Those Pesky Interfaces…
SystemVerilog Interfaces offer some very interesting features for both hardware designers and verification engineers. Unfortunately, they are also one of the most misunderstood SV constructs. This document tries to explain interfaces, paying special attention to the virtual interface concept used in popular UVM library.
Download paper
Debugging SCE-MI Co-Emulation
Learn about Aldec’s debugging environment for SCE-MI co-emulation that provides 100% signal visibility of the design running in an FPGA-based emulator.
Download paper
Randomization and Functional Coverage in VHDL
Modern digital designs reach the scale of complete systems and require support of Constrained Random Test and Functional Coverage in verification. Although VHDL does not have built-in, direct support for those methodologies, there are solutions that allow their quick implementation in your testbench.
Download paper
DO-254 - Increasing Verification Coverage by Test
Verification coverage by test is essential to satisfying the objectives of DO-254. However, verification of requirements by test during final board testing is challenging and time-consuming. This white paper explains the reasons behind these challenges, and provides recommendations how to overcome them. The recommendations center around Aldec’s unique device testing methodology that can significantly increase verification coverage by test.
Download paper
Clarifying Language Methodology Confusion
Addresses the challenges of changing languages, methodologies and tools, that are faced when working with large, modern FPGA designs.
Download paper
Aldec Training
Tel: +1 (702) 990-4400
E-mail:
Email Contact
http://www.aldec.com
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, ASIC Prototyping, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.
Media Contact:
Christina Toole,
Aldec, Inc.
+1.702.990.4400
Email Contact
www.aldec.com
