ARM and Cadence Collaborate to Optimize ARM POP Solutions With Cadence Encounter Digital Platform

CAMBRIDGE, UNITED KINGDOM and SAN JOSE, CA -- (Marketwire) -- Aug 09, 2012 -- ARM and Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the first in a series of combined solutions enabling designers to improve performance, power and time-to-market for ARM® Cortex™-A series processor-based system-on-chips (SoCs). The initial solution optimizes ARM® POP™ intellectual property (IP) technology, using the Cadence® Encounter® digital platform, for the Cortex-A9 processor on the TSMC 40LP process, including ultra low threshold voltage (uLVT). The resulting solution is available for license from ARM to accelerate the implementation of ARM processors.

POP IP is comprised of core-hardening acceleration technology which incorporates the latest ARM Artisan® advanced physical IP to achieve industry-leading power, performance and area (PPA) metrics. In the combined solution, the POP IP is tightly coupled to Cadence Encounter RTL-to-GDSII technologies, including RTL Compiler-Physical and the breakthrough clock concurrent optimization (CCOpt) design technology, resulting in market-leading, certified benchmarks for Cortex-A9 implementations using POP IP.

This is the latest milestone in the companies' longstanding collaboration to enable their mutual customers to more efficiently design advanced SoCs. ARM is working closely with the Cadence R&D and Design Services organizations prior to the introduction of new POP IP to ensure that customers benefit from the quickest deployment of new ARM processors and/or new process technologies. Extending to TSMC 28HPM, the ARM-Cadence collaboration includes single, dual and quad-core implementations of Cortex-A9 and Cortex-A15 processors.

"As customers face ever-increasing pressure to achieve specific power and performance numbers, our early engagement with Cadence helps ensure that customers choosing our POP IP solutions can achieve higher performance at a lower power than previously available," said Dr. John Heinlein, vice president of marketing, Physical IP Division at ARM. "The extensive implementation knowledge and comprehensive set of benchmarking results that ARM provides in POP technology, combined with a silicon-proven Cadence methodology, also enables customers to dramatically improve their time-to-market."

POP solutions are comprised of three critical elements necessary to achieve an optimized ARM processor implementation. First, it contains Artisan physical IP standard cell logic and memory cache instances that are specifically tuned for a given ARM processor and foundry technology. Second, it includes a comprehensive benchmarking report to document the exact conditions and results ARM achieved for the processor implementation across an envelope of configuration and design targets. Finally, it includes the detailed implementation knowledge including floor plans, scripts, design utilities and a POP Implementation Guide, which enables the end customer to achieve similar results quickly and with lower risk.

The Cadence Encounter RTL-to-GDSII flow helps design teams optimize power, performance, and area for the world's most advanced high-performance, energy-efficient ARM processor-based designs. The integrated Cadence flow includes Encounter RTL Compiler, Encounter Digital Implementation System, and signoff-proven Cadence QRC Extraction, and Encounter Timing System. In addition, the CCOpt technology unifies clock tree synthesis with logic/physical optimization resulting in significant power, performance and area improvements.

"Working closely with the ARM engineering team, we have been able to deliver industry-leading performance, power and area for advanced ARM-processor implementations," said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "The result of this combined effort enables customers to deliver the highest quality of silicon while meeting aggressive time-to-market goals."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

About ARM
ARM designs the technology that is at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:

ARM and Artisan are registered trademarks of ARM Limited. Cortex and POP are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB.

Cadence, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Nancy Szymanski
Cadence Design Systems, Inc.
415-420-5008

Email Contact

Andy Phillips
ARM
+44 1223 400930

Email Contact 


Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise